fish fry
Subscribe Now

The Humorization of EE

A Look Into How Lattice Semiconductor Makes Even FPGAs Funny

If anyone tells you that EE can’t be funny, you send ’em my way! In this week’s Fish Fry, I interview Chris Turman, one of the funniest engineers in the business, about how the culture at Lattice Semiconductor has allowed him the freedom to have fun and make people laugh about FPGAs. Yes, really.  Also this week, I check out the new pico-projector from Texas Instruments and Brookstone and report on why it may be fantastic and problematic at the same time.

 

Watch Previous Fish Frys

Fish Fry Links – December 2, 2011 

LatticeECP3 FPGA Jamz Music Video

Power Manager Pickle Power

MachXO2 Infomercial (My Favorite)

New TI/Brookstone Picoprojector

Circuit Board Nerdy Giveaway

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Leave a Reply

featured blogs
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...