fish fry
Subscribe Now

Sailing Into Tomorrow

The Intersection Between Sailing and Engineering and the World's First Foot USB Controller

In this week’s Fish Fry, I chat with Bill Neifert (Carbon Design Systems’ Chief Technology Officer) about the benefits of Carbon’s pre-silicon software development and architectural analysis, and how his love of sailing intersects with his passion for engineering.

Also this week, I get into the nitty gritty details of a new 3D printer specifically created to print chocolate, and I investigate how the new foot-operated digital interface unveiled by KMI might not be all that they claim it is.

I have a Lattice ECP3 Versa Development Kit to give out this week, but you’ll have to tune in to find out how to win.

If you like the idea of this new series be sure to drop a comment in the box below.

 

 

Watch Previous Fish Frys

Fish Fry Links – July 8, 2011

3D Chocolate Printer

More Information about Carbon Design Systems

World’s First Foot Controlled Digital Interface

Lattice ECP3 Versa Development Kit 

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...