fish fry
Subscribe Now

Eliminating the Culprit

Who, When and How

In my Fish Fry this week, I dig into India’s plans to invest five billion dollars into the construction of two new wafer fabs, investigate new developments in cloud-based EDA tools, and look into how two engineers from RF Engines Limited are raising money for humanitarian causes by riding a rickshaw.  Also this week, I offer up a brand new nerdy giveaway: a Spartan-6 FPGA SP601 Evaluation Kit. All you have to do to win is…well, you’ll just have to listen and find out!!

If you like the idea of this new series, be sure to drop a comment in the box below. I appreciate all of your comments so far, and we will be working to enhance the Fish Fry each week – as long as you’re watching.

 

Watch Previous Fish Frys

Fish Fry Links – April 22, 2011

Clue: The Board Game

Tuk Tuk Race Across India

Follow Wayne and Stuart’s Progress Across India

Background about the charities involved in The Rickshaw Run

Bryon Moyer’s Article: Beyond The Cloud: Synopsys, Cadence Take Different Approaches To Cloud Computing

Bruce Jewett’s (Synopsys) Article: Benefits and Trade-offs of EDA in the Clouds

Spartan-6 FPGA SP601 Evaluation Kit

Leave a Reply

featured blogs
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 16, 2018
Usually I don't go to the last day of SEMICON West since not much happens that day. But they have got smart, and two of the most interesting sessions took place in TechXPOT (I think you pronounce that Techspot) on Thursday. In the afternoon was Scaling Every Which Way ab...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...