chalk talk
Subscribe to EE Journal Daily Newsletter
6 + 3 =

IDesignSpec: Executable Register Specification

Getting RTL right for your chip design is a difficult engineering and verification challenge with very high stakes. And, most of us use a variety of tools – including spreadsheets and text documents – to capture our design intent and details. In this episode of Chalk Talk, Amelia Dalton chats with Anupam Bakshi from Agnisys about some great solutions for getting from design specifications into verified RTL.

Click here for more information about IDesignSpec.

Click here to evaluate a full version of IDesignSpec.

Click here for more information about ARV.

Click here to evaluate a full version of ARV.

 

Name : Anupam Bakshi
Designation :CEO, Agnisys Inc.
Twitter : @bakshia 

Leave a Reply

featured blogs
Dec 11, 2017
This is a continuation of A Cadence Carol... before reading this post, be sure to have read the first four installments! Stave I: Moore’s Ghost, Part I and Part II Stave II: The First of the Three Spirits, Part I and Part II * * * * * Awaking in the middle of a prodigiou...
Dec 11, 2017
This time of year is typically set aside for preparation, and this year is no different. We spent November working on a couple of major upgrades to prepare for releases in 2018, one with the way we handle quotes in My Samtec, and the other with how we handle the checkout expe...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...