chalk talk
Subscribe Now

IDesignSpec: Executable Register Specification

Getting RTL right for your chip design is a difficult engineering and verification challenge with very high stakes. And, most of us use a variety of tools – including spreadsheets and text documents – to capture our design intent and details. In this episode of Chalk Talk, Amelia Dalton chats with Anupam Bakshi from Agnisys about some great solutions for getting from design specifications into verified RTL.

Click here for more information about IDesignSpec.

Click here to evaluate a full version of IDesignSpec.

Click here for more information about ARV.

Click here to evaluate a full version of ARV.

 

Name : Anupam Bakshi
Designation :CEO, Agnisys Inc.
Twitter : @bakshia 

Leave a Reply

featured blogs
Feb 23, 2018
The IEEE-SA has a policy of keeping standards active by making sure they get a cycle of updates every 10 years. Including Verilog, SystemVerilog has been going on a cycle of updates every 5±1 years since 1995. I wrote here about the updates to 1800-2009 and 1800-2012, and no...
Feb 23, 2018
What is a software GPS, what does it have to do with Tensilica DSP IP, and why would anyone care? To answer that, let's start with a quiz from the transportation industry. How many shipping containers are currently in transit around the world? It turns out that no one kn...
Feb 22, 2018
We’ve spent a good chunk of the last year building a new on-site search experience for Samtec.com. This update continues that trend with our newly released competitor cross reference search addition. Using this feature, you can access competitor cross reference data for...
Jan 19, 2018
Artificial intelligence (AI) is reshaping the way the world works, opening up countless opportunities in commercial and industrial systems. Applications span diverse markets such as autonomous driving, medical diagnostics, home appliances, industrial automation, adaptive webs...