chalk talk
Subscribe Now

Debug and Verify FPGA Algorithms with MATLAB and Simulink

 

Today’s FPGA designs require industrial-strength functional verification. The ad-hoc methods that worked with older, smaller FPGAs just don’t cut it anymore. In this episode of Chalk Talk, Amelia Dalton chats with Eric Cigan of MathWorks about ASIC-strength functional verification with model-based design.

Click here for more information about how to verify VHDL and Verilog using HDL simulators and FPGA-in-the-loop test benches

Leave a Reply

featured blogs
Sep 20, 2018
When many modern high-tech weapons were developed, such as nuclear weapon systems, computer capabilities were a fraction of what they are now. Few could have predicted the strides that......
Sep 20, 2018
At this year's HOT CHIPS, Jeff Rupley of Samsung presented the application processor that goes in their Galaxy S9 and S9+ smartphones. Apple only ever gives cursory information about their Ax chips, and I don't remember seeing a lot of detail about the HiSilicon chi...
Sep 18, 2018
Samtec performs several tests in-house as part of our qualification testing on a product series; including Low Level Contact Resistance (LLCR). It measures the amount of resistance in a position on a part. LLCR is used in combination with several other tests to track the over...
Sep 9, 2018
  The lease listing on the Pacific American Group'€™s Web site reads: '€œEight Forty Four East Charleston Road is a historically relevant commercial building in Palo Alto. This building was key in the development of Silicon Valley'€™s computer business. Here, Rober...