chalk talk
Subscribe to EE Journal Daily Newsletter
4 + 5 =

Cadence Xcelium Parallel Simulator: Third Generation Parallel Verification

Getting the best RTL simulation performance is a combination of improving single-core speed and cleverly partitioning the task so that parallel machines can give you the kind of performance boost you’d expect. In this episode of Chalk Talk, Amelia Dalton chats with Dave Lidrbauch from Cadence Design Systems about Xcelium – Cadence’s third-generation parallel RTL simulation system.

Click here for more information about Xcelium Parallel Logic Simulation.

Leave a Reply

featured blogs
Jan 18, 2018
Many system designers have been working with DDR4 RAM components in the past couple years and using them in system designs. With product demands of increasing performance and decreasing power budget, expectations for faster memory devices never stop. In 2013, even before DDR4...
Jan 17, 2018
We often take for granted the dual 12-megapixel camera collecting dust on the back of our smartphones or the fact that almost any building we enter has a sign reading “Smile, you’re on camera!”.  Cameras have gone from a mysterious “stealer of souls&...
Jan 5, 2018
When visitors to CES 2018 want to travel to the Las Vegas Convention Center across town, it will likely be in a fully autonomous vehicle from Lyft getting them there. While this futurist trip will certainly be a first for many riders, this type of point-to-point travel will s...
Jan 10, 2018
Recently, Electronics Products Magazine announced their 42nd Annual Product of the Year award winners, with Cadence Design Systems winning for their Virtuoso® System Design Platform. According to the article, the editors “have chosen [products] they......
Jan 17, 2018
In the last post, I discussed cavitation in a nozzle.  For this edition, I will discuss the phenomenon of cavitation during an external flow scenario. We looked at the definition of cavitation in the previous blog which in summary is: When the local pressure at some point i...