chalk talk
Subscribe Now

Addressing the Challenges of Serial Link Design and Analysis

High-speed serial interfaces present some of the biggest challenges in board design today. Getting signal integrity right on your board with speeds into the gigabits can be tricky at best. In this episode of Chalk Talk, Amelia Dalton chats with Brad Griffin of Cadence Design Systems about using Cadence’s Sigrity analysis tool to nail your next serial interface design.


Click here for more information about Sigrity Serial Link Analysis.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...