feature article archive
Subscribe Now

Learn How Dev Kit Utilities Shorten the Design Process

Are you looking for a way to speed up the design process for your low-power FPGA applications? This 10-minute video will give you a closer look at the Cyclone® III LS FPGA Development Kit, particularly two utilities that accelerate the design cycle – the Board Test System and the Board Update Portal. You’ll see the Cyclone III LS FPGA Development Kit in action and find out how this device can support your cost-sensitive, bandwidth-intensive applications.

Read More → "Learn How Dev Kit Utilities Shorten the Design Process"

See 100G Interlaken Solution on 40-nm High-Density FPGA

Need very high device density and performance levels for your 100G wireline applications? In this 9-minute video you’ll learn about the design advantages of 40-nm Stratix IV GT FPGAs and see an Altera Interlaken solution running on our 100G demo board. You’ll also find out how you can use Altera’s 10G Transceiver Signal Integrity Kit, Stratix IV GT Edition, to evaluate signal integrity as well as generate and monitor PRBS patterns.

Read More → "See 100G Interlaken Solution on 40-nm High-Density FPGA"

Support Multiple Industrial Ethernet Protocols With a Single FPGA

Need to support multiple Industrial Ethernet protocols in your factory or process automation system? This 10-minute video features three demos integrating motor control and Industrial Ethernet into a single FPGA. You’ll learn how you can easily change protocols on the same FPGA platform and add any Industrial Ethernet communication to existing industrial equipment.

Read More → "Support Multiple Industrial Ethernet Protocols With a Single FPGA"

See PCIe, XAUI, and 3G-SDI on an Arria II GX Transceiver FPGA

Do you have to continually provide more design functionality while keeping up with new standards and lowering costs and power? Watch this 7-minute video to see the Arria II GX transceiver running PCI Express, XAUI and 3G-SDI protocols and learn about an FPGA that offers a high-performance fabric at half the power and lower cost than competing high-end FPGAs. You’ll see the transceiver’s eye diagram and learn how you can use the Arria II GX FPGA Development Kit to speed up your development cycle.</ … Read More → "See PCIe, XAUI, and 3G-SDI on an Arria II GX Transceiver FPGA"

Analyze FPGA Transceiver Interoperability and Signal Integrity

Altera’s new Transceiver Signal Integrity Development Kit, Stratix® IV GX Edition, enables a thorough evaluation of the transceiver’s interoperability and SERDES signal integrity.  This 8-minute video demonstrates the performance differences between 3-inch and 40-inch board traces and how pre-emphasis dramatically improves signal quality.  You’ll also learn what a “bit-error ratio” is and why it’s important as well as how to monitor power consumption through the kit’s GUI.

Read More → "Analyze FPGA Transceiver Interoperability and Signal Integrity"

Developing Software for Embedded Systems on FPGAs

FPGAs are becoming more common in embedded design. See how easy it is to develop embedded system software for FPGAs using the popular Nios® II soft processor. In this 5-minute video you’ll learn about the software development flow for the Nios II processor and see the Nios II Embedded Evaluation Kit, Cyclone® II Edition, in action.  You’ll also see a graphic demo showing the high performance of the Nios II processor with hardware accelerators.

Read More → "Developing Software for Embedded Systems on FPGAs"

Build 96-Port SGMII Gb Ethernet with Stratix III FPGAs

In this 6-minute video you’ll see how Stratix III FPGAs support SGMII GigE operation on LVDS I/O pins at 1.25 Gbps. With Stratix III FPGAs, you can build communications systems requiring single or multiple (up to 96) Ethernet links quickly and simply while meeting jitter and tolerance requirements. SGMII GigE operation is available on fast, mid-range and industrial speed grade devices.

Read More → "Build 96-Port SGMII Gb Ethernet with Stratix III FPGAs"
featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...