Altera recently introduced a floating-point design flow intended to streamline the process of implementing floating-point DSP algorithms on Altera FPGAs, and to enable those designs to achieve higher performance and resource usage efficiency than previously possible. BDTI performed an independent evaluation of the power consumption and energy efficiency of Altera FPGAs for demanding floating-point DSP applications. This white paper presents BDTI’s findings from this evaluation.
March 4, 2013
2 thoughts on “An Independent Evaluation of Floating-Point DSP Energy Efficiency on Altera 28nm FPGAs”
Leave a Reply
You must be logged in to post a comment.
featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Very interesting, but didn’t see further read or download button. Anyway: downloadable from BDTI’s interesting site: http://www.bdti.com/MyBDTI/pubs/2013_Altera_FloatingPoint_Power.pdf
Cheers, Johan
Hi Johan,
The download button is now in place. Our apologizes.
Thanks, Amelia