Altera recently introduced a floating-point design flow intended to streamline the process of implementing floating-point DSP algorithms on Altera FPGAs, and to enable those designs to achieve higher performance and resource usage efficiency than previously possible. BDTI performed an independent evaluation of the power consumption and energy efficiency of Altera FPGAs for demanding floating-point DSP applications. This white paper presents BDTI’s findings from this evaluation.
March 4, 2013
2 thoughts on “An Independent Evaluation of Floating-Point DSP Energy Efficiency on Altera 28nm FPGAs”
Leave a Reply
You must be logged in to post a comment.
featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....
Very interesting, but didn’t see further read or download button. Anyway: downloadable from BDTI’s interesting site: http://www.bdti.com/MyBDTI/pubs/2013_Altera_FloatingPoint_Power.pdf
Cheers, Johan
Hi Johan,
The download button is now in place. Our apologizes.
Thanks, Amelia