industry news
Subscribe Now

Fast Processor Model of Renesas RL78 CPU Released by Imperas for Open Virtual Platforms

OXFORD, United Kingdom, 31 May 2016 – Imperas™ and eSOL TRINITY announced today the release of the Open Virtual Platforms™ (OVP™) Fast Processor Model for the Renesas RL78 CPU.  Example virtual platforms have also been released, as well as support for the new model in the Imperas M*SDK™ advanced software development tools.  The model of the RL78 was developed by eSOL TRINITY, Imperas’ partner in Japan, providing technical support for Imperas customers as well as services for embedded software development. 

The processor core model and example platforms are available from the Open Virtual Platforms website, www.OVPworld.org/Renesas.  The model of the RL78 processor core, as well as models of other Renesas processors, work with the Imperas and OVP simulators, including the QuantumLeap™ parallel simulation accelerator, and have shown exceptionally fast performance of hundreds of millions of instructions per second.  

“Our customers needed a fast model of the RL78 for software development and testing,” said Shuzo Tanaka, Vice President and Director (Tool Development and Sales) of eSOL TRINITY.  “We found the OVP technology to be very powerful and easy to use for development of the high performance RL78 processor core model.  The Imperas debug and software analysis and test products also provide an excellent software development environment. We are committed to help reduce time and cost for embedded software development with comprehensive solutions including Imperas products, technical support, and consultation and engineering services.”

All OVP processor models are instruction-accurate, and very fast, part of an embedded software development environment which is available early, so engineers can accelerate the entire product development cycle.  Virtual platforms utilizing these OVP processor models can be created with the OVP peripheral and platform models, or the processor models can be integrated into SystemC/TLM-2 based virtual platforms using the native TLM-2 interface available with all OVP processor models.  

The OVP models also work with the Imperas advanced tools for multicore software verification, analysis and debug, including key tools for hardware-dependent software development such as OS and CPU-aware tracing (instruction, function, task, event), profiling, code coverage and memory analysis.  

“The OVP APIs for model development were made public to allow users to develop, control and own their models and virtual platforms,” said Simon Davidmann, president and CEO of Imperas and founding director of the OVP initiative.  “It is great to see the OVP model library grow, and the Imperas ecosystem grow, through the development of publicly available models from our partners.”  

OVP also has the new Extendable Platform Kits™ (EPKs™) from Imperas, which are virtual platforms (simulation models) of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications.  The platform and the peripheral models included in the EPKs are open source, so that users can easily add new models to the platform as well as modify the existing models.

About Imperas

For more information about Imperas, please see www.imperas.com.

About eSOL TRINITY

For more information about eSOL TRINITY, please see www.esol-trinity.co.jp.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
22,639 views