industry news
Subscribe Now

Synopsys Expands Portfolio of ARC Processors for Safety-Critical Automotive Applications to Include DSP and Cache Support

MOUNTAIN VIEW, Calif., May 11, 2016 /PRNewswire/ —

Highlights:

  • Automotive safety support extended to DesignWare ARC EM processors with DSP and cache configurations to enable smart automotive sensors and controllers
  • ASIL D Ready certified ARC EM processors with Safety Enhancement Package integrate safety-critical hardware features including error-correcting code, parity support, user-programmable watchdog timer and lockstep interface
  • The Safety Enhancement Package for ARC EM Processors includes extensive safety documentation and collateral to accelerate SoC-level ASIL D certification process
  • ASIL D Ready ARC MetaWare Compiler streamlines development of ISO 26262-compliant software

Synopsys, Inc. (Nasdaq:SNPS) today announced the extension of its Safety Enhancement Package (SEP) to Synopsys’ DesignWare® ARC® EM processorsthat include cache support and DSP acceleration. The ARC EM4, EM6, EM5D and EM7D cores, combined with the ARC SEP option, have been certified ASIL D Ready by SGS-TÜV Saar, a leading independent certification company. The ultra-compact cores incorporate critical safety features such as Error-Correcting Code (ECC) and a programmable watchdog timer for detecting system failures. The SEP option adds a lockstep interface and comprehensive safety documentation that facilitate chip- and system-level ISO 26262 ASIL D compliance. In addition, software developers can accelerate the development of ISO 26262-compliant code with the ASIL D Ready certified ARC MetaWare Compiler. The ARC EM cores with SEP are designed to meet the small area and rigorous safety requirements of system-on-chips (SoCs) targeting a broad range of automotive applications including sensors, controllers and advanced driver assistance systems (ADAS).

“The increasing number of electronic systems being used for safety-critical functions in vehicles requires stringent safety standards to help prevent catastrophic failures in these systems,” said Wolfgang Ruf, product manager, semiconductors at SGS-TÜV Saar GmbH. “By achieving ASIL D Ready certification for its DesignWare ARC EM processors, Synopsys is enabling automotive system designers to achieve ISO 26262 certification faster and with less effort.”

All ARC EM processors are configurable and extensible to meet the unique performance, power and area requirements of each target application. ARC processors have been successfully deployed in automotive applications for years, and in 2013 Synopsys introduced the Safety Enhancement Package for ARC EM4 cores to help automotive chip designers meet the specific requirements of the ISO 26262 functional safety standard. Now, to address the evolving processing requirements in automotive applications such as motor control and sensor fusion, the SEP option is being extended to EM processors that support DSP functions and incorporate up to 32 Kbytes of instruction and data caches. In addition, the EM cores with the SEP option are the first cores in their class to be certified ASIL D Ready. The combination of the ARC EM cores’ integrated hardware safety features, ASIL certification and safety-related collateral such as a Failure Modes, Effects, and Diagnostic Analysis (FMEDA) report saves automotive designers months of effort in their SoC development and ISO 26262 certification process.

The DesignWare ARC MetaWare Development Toolkit for Safety is a complete solution for developing, debugging and optimizing embedded software targeted for ARC processors. Included in the toolkit is an ASIL D Ready certified compiler and safety collateral, including a safety manual and safety guide, to help developers of safety-critical systems fulfill the requirements of the ISO 26262 standard and prepare for compliance testing.

“The use of embedded processors in automobiles is growing rapidly, and achieving functional safety certification of these processor-based systems is essential for automotive designers,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “By providing an extensive portfolio of ASIL Ready DesignWare IP, including the silicon-proven ARC EM processors with SEP option and software development tools, Synopsys helps designers accelerate the development and qualification of automotive SoCs.”

Availability & Resources

The ASIL D Ready certified DesignWare ARC EM4, EM6, EM5D and EM7D cores with SEP package, and the MetaWare Toolkit for Safety are available now.

Synopsys provides a broad portfolio of IP that offers ASIL B Ready and ASIL D Ready certification, AEC-Q100 testing and TS 16949 quality management, in addition to virtual prototyping solutions for automotive. For more information, visit: www.synopsys.com/ip-automotive and www.synopsys.com/autovdk.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

AI/ML System Architecture Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine learning or artificial intelligence design.
Oct 23, 2023
24,123 views