industry news
Subscribe Now

Achronix Dramatically Reduces Compile Times with New Incremental Compile Support in its ACE Design Tools

Santa Clara, Calif., Feb 18, 2015 – Achronix Semiconductor Corporation today announced the immediate availability of its latest tool suite, the Achronix CAD Environment (ACE) version 5.4, which now contains support for incremental compilation.

Incremental compilation dramatically increases productivity by allowing FPGA designers to compile portions of their design that have changed while leaving the remainder of their design intact. Incremental changes to a design can be passed through the entire tool flow efficiently, providing up to 58% speed-up compared to a non-incremental flow.

Compilation times are a critical consideration for FPGA designers. During both the design and prototype phases of an FPGA development, designers iterate their designs and verify functionality through simulation and system testing. The reduction of compilation times eliminates the bottleneck in this process and dramatically reduces the total development cycle time. In addition to compile time improvements, ACE 5.4 has achieved an average Fmax improvement of 30% compared to the initial release of ACE that supported Speedster22i FPGAs.

“Achronix changed the FPGA market when it introduced the Speedster22i FPGAs with hardened IP for high performance communication applications,” said Steve Mensor, Vice President Marketing, Achronix. “The hard IP not only reduces the power and cost of implementing high performance FPGAs for communication designs, but it dramatically reduces the development time.” Mensor continued, “The new incremental compilation support in ACE further reduces development times which allows customers to get their designs to market significantly faster.”

ACE 5.4 also adds a new, highly-configurable SerDes tuning GUI. This enables advanced, real-time SerDes link tuning and optimization for the high-speed SerDes found on the Speedster22i family. With the SerDes link tuning GUI, designers can get their SerDes up and running in hours, further reducing their FPGA development time.

Pricing and availability ACE 5.4 is available immediately. Please contact your local sales representative or Achronix directly. http://www.achronix.com/company/contact-us/sales-contacts.html

About Achronix Semiconductor Corporation

Achronix is a privately held, fabless corporation based in Santa Clara, California. Achronix builds application targeted field programmable gate arrays (FPGAs) built on Intel’s (NASDAQ:INTC) process technology. The company’s flagship FPGA product line, the 22nm Speedster22i FPGAs are in production and 14nm FPGAs are in development. Achronix ACE design tools include integrated support for Synopsys (NASDAQ:SNPS) Synplify Pro®. Achronix has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India. Find out more at http://www.achronix.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Autonomous Robotics Connectivity Solutions
Sponsored by Mouser Electronics and Samtec
Connectivity solutions for autonomous robotic applications need to include a variety of orientations, stack heights, and contact systems. In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec explore trends in autonomous robotic connectivity solutions and the benefits that Samtec interconnect solutions bring to these applications.
Jan 22, 2024
13,277 views