industry news
Subscribe Now

Orise Tech Adopts SpyGlass® CDC & Constraints

SAN JOSE, Calif. – Sept 4, 2014 – Atrenta Inc., the leading provider of SoC Realization solutions for the semiconductor and consumer electronics industries, today announced that Orise Technology has adopted Atrenta’s SpyGlass CDC (Clock Domain Crossing) and Constraints analysis tool suite to enhance its IC design and verification flow. This addition has helped the team realize a more efficient design workflow which provides high quality and low noise reports of design issues.

“At Orise Tech, we specialize in development of Flat Panel Display drivers and controllers,” said Chia-Yuan Chang, vice president of R&D at Orise technology. “Our customers demand the highest quality ICs with the latest technology on a regular basis. SpyGlass provides an efficient working environment for design analysis and debug, greatly improving our designers’ productivity.”

To meet their critical schedules and quality demands, Orise Tech sought out a robust RTL analysis solution. The primary focus was to detect CDC issues and ensure SDC completeness with easy setup and debug for their engineering teams. A secondary concern was the runtime and memory usage of the solution over their test suite.

The SpyGlass advanced technology, combined with the easy-to-use common interface and extensive dashboard reporting structure provided the ultimate solution for Orise Tech. SpyGlass Lint, CDC and Constraints covered and found more design issues than any other solution. SpyGlass also provided a dashboard report with the highest quality information and the least amount of noise, or irrelevant data. Finally, the runtime was shorter than any other tool while the memory footprint was less, allowing for more runs on their existing computing hardware.

“Atrenta prides itself on a rich multi-domain analysis platform targeted for RTL designers,” said Piyush Sancheti, vice president of marketing at Atrenta. “The combination of our Lint, CDC and Constraints technology in an integrated platform is a perfect example. You must ensure that RTL and SDC are clean going into CDC analysis, and you can do this all in one pass inside SpyGlass. We are thrilled to have Orise Technology adopt our industry leading RTL Signoff solution.”

About Atrenta Inc.

Atrenta’s SpyGlass Predictive Analyzer® significantly improves design efficiency for the world’s leading semiconductor and consumer electronics companies. Patented solutions provide early design insight into the demanding performance, power and area requirements of the complex system on chips (SoCs) fueling today’s consumer electronics revolution. More than two hundred fifty companies and thousands of design engineers worldwide rely on SpyGlass to reduce risk and cost before traditional EDA tools are deployed. And with the addition of BugScope™ verification efficiency is also enhanced, allowing engineers and managers to find the fastest and least expensive path to silicon for complex SoCs.

SpyGlass from Atrenta: Insight. Efficiency. Confidence. www.atrenta.com

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
40,790 views