industry news
Subscribe Now

Imec demonstrates CMOS integrated poly-SiGe piezoresistive pressure sensor

Leuven (Belgium) – October 10, 2011 – Imec realized an integrated poly-SiGe-based piezoresistive pressure sensor directly fabricated above 0.13 µm copper (Cu) -backend CMOS technology. This represents not only the first integrated poly-SiGe pressure sensor directly fabricated above its readout circuit, but also the first time that a poly-SiGe MEMS device is processed on top of Cu-backend CMOS. 

Polycrystalline SiGe has emerged as a promising MEMS structural material since it provides the desired mechanical properties at lower temperatures compared to poly-Si, allowing the post-processing on top of CMOS. The MEMS-last approach is the most interesting approach for CMOS-MEMS monolithic integration as it leads to smaller die areas and enables integrating the MEMS without introducing any changes in standard foundry CMOS processes. Comparing to alternative technologies, for example using the CMOS top interconnect layers to fabricate the MEMS device, poly-SiGe offers a more generic and flexible technology for above CMOS integration, thanks to the fact that the MEMS fabrication can be completely decoupled from the CMOS fabrication.

In the past, imec already proved the potential of poly-SiGe for MEMS above-aluminum-backend CMOS integration. However, aggressive interconnect scaling has led to the replacement of the traditional aluminum metallization by copper metallization, due to its lower resistivity and improved reliability. Our results now broaden the applications of poly-SiGe to the integration of MEMS with the advanced CMOS technology nodes.

Our integrated sensor (fully fabricated in imec) includes a surface-micromachined piezoresistive pressure sensor, with a poly-SiGe membrane and four poly-SiGe piezoresistors, and an instrumentation amplifier fabricated using imec’s 0.13 ?m standard CMOS technology, with Cu- interconnects (two metal layers), oxide dielectric and tungsten-filled vias. To enable above-CMOS integration the maximum processing temperature of the complete sensor, including the poly-SiGe piezoresistors, is kept below 455ºC. Moreover, an appropriate passivation layer was included to protect the electronic circuit from the aggressive etch and deposition steps needed to fabricate the MEMS devices. The CMOS circuit showed no significant deterioration after the MEMS processing. Despite the low processing temperature, the poly-SiGe piezoresistive sensor alone (250×250µm2 membrane) showed a sensitivity of around 2.5 mV/V/bar. The integrated sensor (same sensor + Cu-based CMOS amplifier underneath) showed a sensitivity of about 158 mV/V/bar, ~64 times higher than the stand-alone sensor.

Download the news release and photo at http://www2.imec.be/be_en/press/imec-news/imecSiGeMEMSonCUCMOS. html.

About imec

Imec performs world-leading research in nanoelectronics. Imec leverages its scientific knowledge with the innovative power of its global partnerships in ICT, healthcare and energy. Imec delivers industry-relevant technology solutions. In a unique high-tech environment, its international top talent is committed to providing the building blocks for a better life in a sustainable society. Imec is headquartered in Leuven, Belgium, and has offices in Belgium, the Netherlands, Taiwan, US, China, India and Japan. Its staff of about 1,900 people includes more than 500 industrial residents and guest researchers. In 2010, imec’s revenue (P&L) was 285 million euro. Further information on imec can be found at www.imec.be.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
20,220 views