editor's blog
Subscribe Now

Use Ada and win money

Screen_Shot_2016-08-29_at_11.04.32_AM.png

Still time to enter the Make with Ada competion

Got An idea for an embedded project that will be running on an ARM Cortex M or R? Then – if you get your skates on – there is still time to take part in AdaCore’s Make with Ada competition and as well as getting your project completed you could be in for a share of $88,000 prize money.

There are some restrictions: you have to enter as an individual or a team of up to 4 people, you have to use the Ada or SPARK languages and you have to maintain a project log.

You will be judged on how criteria that will measure how inventive, collaborative dependable and open your project is.

You have until September 300th to register at http://makewithada.org/

For inspiration, check out the recent blogs about the candy dispenser, pen plotter and smartwatch hacks from AdaCore, and see some of the competition entries on the Make with Aa website.

For the latest competition updates on Twitter follow @adaprogrammers and use the hashtag #MakewithAda to share your ideas

Declaration of interest –I am one of the judges

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...