editor's blog
Subscribe Now

For the reason’s posted under “I

For the reason’s posted under “Intel Plus Altera
What Would it Mean?” … Intel simply doesn’t need Altera, or Xilinx IP.

Everything that is important they will need to engineer themselves anyway, and that isn’t very much. A co-processor FPGA fabric is a very very different beast than today’s Altera and Xilinx FPGA’s.

Done right, and Intel will redefine computing … and implemented from XEON’s to Atom SOC offerings, so that Xilinx and Altera will spend the next decade playing catchup. Game over.

And with it, new important boundaries for both Amdahl’s Law, and Moore’s Law.

Leave a Reply

featured blogs
Jul 18, 2018
I recently talked with Mr Takizawa of TDSC about their use of Cadence's Interconnect Workbench (IWB). You may not recognize those initials. Toshiba split itself into three companies last year and one of them is TDSC, or Toshiba Electronic Devices & Storage Corporatio...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...