editor's blog
Subscribe Now

Job Openings at AMD

Looking for new career opportunities in management? You might try AMD. The big chipmaker just whacked three of its top executives: the General Manager of Computing & Graphics, John Byrne; Chief Marketing Officer, Colette LaForce; and Chief Strategy Officer, Raj Naik. That’s three immediate vacancies in Mahogany Row.

The company isn’t entirely decimated. The heads of HR, Legal, and Operations are still there. And the CTO (Mark Papermaster) and CFO (Devinder Kumar) just got retention bonuses, in the form of new incentive stock options that vest in a couple of years. Issuing them bonuses while their colleagues walked out the door suggests that Papermaster and/or Kumar might have been a bit loose in the saddle, too, and AMD CEO Lisa Su wanted to make sure they stayed put. 

The departures came immediately after the last day of CES in Las Vegas, usually a sign that the partings were fairly amicable. If you’d wanted to torpedo your former empoyer on the way out the door, there’s no better way than to quit in the middle of a big trade show. That the announcements came afterwards shows that everyone behaved professionally.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Secure Authentication ICs for Disposable and Accessory Ecosystems
Sponsored by Mouser Electronics and Microchip
Secure authentication for disposable and accessory ecosystems is a critical element for many embedded systems today. In this episode of Chalk Talk, Amelia Dalton and Xavier Bignalet from Microchip discuss the benefits of Microchip’s Trust Platform design suite and how it can provide the security you need for your next embedded design. They investigate the value of symmetric authentication and asymmetric authentication and the roles that parasitic power and package size play in these kinds of designs.
Jul 21, 2023
32,105 views