editor's blog
Subscribe Now

Hierarchical Bug Tracking

Right about the time I was trying to sort through the recent DM tussle, I also happened to be talking to Dassault about their new Hierarchical Defect Management capability in order to understand what the “hierarchical” bit was all about.

This is a new feature targeted for large enterprises that have multiple teams on multiple projects around the world. If such a company is efficient, then they’ll be sharing and re-using a lot of their internal code. The flip side of that is that, when a bug is found, it may have spread throughout the organization like mold through bread.

The hierarchical capability allows a company to keep track of this. Once they’ve determined the version where the bug was introduced (which may be earlier than the version where it was found) , they can then trace up and down the hierarchy to propagate the necessary actions through parent/child relationships, but also across (and then up/down) to different projects and products.

You can link with a CRM system to determine which customers may have received a product with the defect if it ended up being shipped. It can also tie into their supply chain management tool if there are implications on upstream supplies.

All in all, the intent is to take a more holistic view of the impact of a defect not just for a project, but across the enterprise.

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...