editor's blog
Subscribe Now

Hierarchical Bug Tracking

Right about the time I was trying to sort through the recent DM tussle, I also happened to be talking to Dassault about their new Hierarchical Defect Management capability in order to understand what the “hierarchical” bit was all about.

This is a new feature targeted for large enterprises that have multiple teams on multiple projects around the world. If such a company is efficient, then they’ll be sharing and re-using a lot of their internal code. The flip side of that is that, when a bug is found, it may have spread throughout the organization like mold through bread.

The hierarchical capability allows a company to keep track of this. Once they’ve determined the version where the bug was introduced (which may be earlier than the version where it was found) , they can then trace up and down the hierarchy to propagate the necessary actions through parent/child relationships, but also across (and then up/down) to different projects and products.

You can link with a CRM system to determine which customers may have received a product with the defect if it ended up being shipped. It can also tie into their supply chain management tool if there are implications on upstream supplies.

All in all, the intent is to take a more holistic view of the impact of a defect not just for a project, but across the enterprise.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

FleClear: TDK’s Transparent Conductive Ag Film
Sponsored by Mouser Electronics and TDK
In this episode of Chalk Talk, Amelia Dalton and Chris Burket from TDK investigate the what, where, and how of TDK’s transparent conductive Ag film called FleClear. They examine the benefits that FleClear brings to the table when it comes to transparency, surface resistance and haze. They also chat about how FleClear compares to other similar solutions on the market today and how you can utilize FleClear in your next design.
Feb 7, 2024
10,984 views