editor's blog
Subscribe Now

Atrenta Goes Functional

Atrenta says that their customers consider their SpyGlass tool to be the definitive answer on whether their RTL code is up to snuff. But that’s largely been on the basis of whether the RTL looks good or follows well-behaved, well-understood styles. It also looks at whether clocks are likely to behave well as they jump domains, whether the power is optimized, whether the thing is testable, whether the timing constraints are right, and whether the routing is too congested.

But they haven’t been able to tell you whether the actual RTL behavior is as you expect; they’ve remained outside the functional verification category. There are two main tools for checking behavior: simulation and the use of assertions. And the latter is reasonably congruent to the kinds of technology that Atrenta has – specifically, formal methods.

But assertions have taken some time to catch on. They’ve been described as hard to write for anything more than simple tests and finicky in that you have to do it just right or else you might end up chasing your tail. This is where assertion synthesis has tried to make life easier.

One company engaging in assertion synthesis is NextOp, and Atrenta recently announced that they’re acquiring the company in order to add functional verification to their portfolio. They claim that this will give them full coverage of front-end design activities.

You can find out more about the acquisition (except for the terms) in their release.

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...