editor's blog
Subscribe Now

Engineering GaN Wafers

We talked before about wide bandgap materials such as GaN and SiC, but how are the base wafers for those materials created? Full wafers of expensive material would be, well, expensive. But if you grow or somehow affix the material on a base material of some other sort, you run the risk of having thermal issues at the boundary (at the very least).

Sumitomo and Soitec announced a joint approach recently that provides a GaN layer on top of some other substrate. The key is that this substrate is thermally matched to GaN. Of course, when I inquired as to the nature of the material, I found it was this mystery material that seems to be common to a huge number of projects: the material is called “proprietary.”

The method of creating the GaN on top of this takes a page from how Soitec creates SOI base wafers, with their SmartCut process. If you haven’t heard about it before, it’s interesting. The concept is that, in this case, Sumitomo sends them a pure GaN wafer. Soitec provides the base and then slices off a thin layer of GaN and affixes it to the base wafer. So one GaN wafer gets sliced many many times and ends up serving a large number of actual used wafers, stretching the GaN material as far as it will go.

So you might wonder, how do you slice off such a thin layer? Here’s what they do: first they implant hydrogen into the top of the GaN wafer down to the thickness of the layer they want to cut off. They then turn this wafer upside down and affix it to the base wafer, so now you have two wafers bonded together face-to-face.

They then use heat to create bubbles at the layer where the hydrogen is; this causes cracking along that seam, and the GaN bulk wafer comes off, leaving just the thin layer attached to the new base material. A little spit and polish and you’re good to go.

They had done this with 2” wafers before; their recent announcement demonstrates scaling to 4” and 6” wafers. You can find more in their release.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
May 19, 2023
37,484 views