editor's blog
Subscribe to EE Journal Daily Newsletter
9 + 9 =

Bridging Digital and Custom Domains

Digital and custom (mostly meaning analog) design domains have remained stubbornly separate for a long time. It used to make sense: digital flows were used for logic chips; custom flows were used either for hand-crafted processors, for highly-repetitive circuits like FPGAs and memories, or for analog chips. You designed an entire chip with one flow, so the fact that there were two domains didn’t matter.

The difference in flows more or less comes down to one word: synthesis. Logic can be synthesized and auto-placed and routed; custom circuits can’t. Or, by design, aren’t.

But chips aren’t so neatly segregated now. Analog chips now need digital control. Large SoC chips need analog content. But the two flows don’t really work together well. You end up having to do two partial designs and then go back and forth importing and exporting data. Problem is, in addition to the basic design data, there is lots of metadata: constraints and manual edits to placement and routing. These tend to get lost in the transfer.

So Synopsys recently announced an improvement to this process. It provides for a seamless, lossless transfer of information back and forth between domains. That ensures that all the metadata is included in the import/exports.

What it doesn’t do is combine the domains into one. Synopsys says that the two design styles are different enough to warrant different optimized databases. (Something tells me that, given demand, it would be possible to design an optimized combined database schema, although it might be a lot of work to create and migrate…)

But here’s what I think the real issue is: the digital side is on a proprietary database – useful for keeping customers in the Synopsys camp. The custom side is in an open database: useful for peeling away Cadence users. It will probably take more than ease-of-use to trump those strategic goals…

More info in their press release

Leave a Reply

featured blogs
Jan 16, 2018
The Sunday of IEDM is always two full-day short courses. One is on the future of memory technology, one is on the future of logic technology. This year the logic one was titled Boosting Performance, Ensuring Reliability, Managing Variation in Sub-5nm CMOS . I have to admit I ...
Jan 16, 2018
Samtec will be introducing several new products at DesignCon 2018. All of these products are designed to increase data rates, increase system density, and shrink product footprints, so designers can meet their system signal integrity needs. NovaRay™ High Bandwidth, High ...
Jan 5, 2018
When visitors to CES 2018 want to travel to the Las Vegas Convention Center across town, it will likely be in a fully autonomous vehicle from Lyft getting them there. While this futurist trip will certainly be a first for many riders, this type of point-to-point travel will s...
Jan 10, 2018
Recently, Electronics Products Magazine announced their 42nd Annual Product of the Year award winners, with Cadence Design Systems winning for their Virtuoso® System Design Platform. According to the article, the editors “have chosen [products] they......
Jan 15, 2018
This is the seventh in a series of blog posts showcasing the winning designs from the 27th Annual PCB Technology Leadership Awards. The 1st place winner in the Telecom, Network Controllers & Line Cards  category is Altice Labs, Portugal. This Switching Matrix card is a...