industry news
Subscribe Now

X-FAB Offers Unique Substrate Coupling Analysis Solution to Address Unwanted Parasitic Effects

Powerful new tool facilitates first-time-right analog & high voltage design implementation in even the most challenging of scenarios

Tessenderlo, Belgium – May 9, 2019

Continuing to drive innovation in analog/mixed-signal IC fabrication, X-FAB Silicon Foundries SE (http://www.xfab.com/) has announced the introduction of SubstrateXtractor.

Unwanted substrate couplings can impact modern IC developments, causing parasitic effects that are damaging to overall performance. Engineers have to deal with this by taking a slow and laborious ‘trial and error’ approach, which calls for the allocation of many hours of experienced engineers’ time while numerous different design iterations are made and then experimented with.

The objective of SubstrateXtractor is to change all that. Created in partnership with Swiss EDA software vendor PN Solutions, and based on its innovative PNAware product, this is the semiconductor industry’s first commercially available tool dedicated to addressing the simulation of large signal substrate parasitic effects. Working in conjunction with X-FAB’s established simulation libraries, it allows engineers to investigate where potential substrate coupling issues could occur and make the changes necessary to eliminate them (via better floorplanning, guard rings, etc.) before the initial tape-out has even begun.

Through it, engineers will gain full visibility of all the active and passive elements within the substrate and be able to experiment with different simulations in order to find a design concept that delivers maximum substrate coupling immunity within the project’s particular parametric constraints. Furthermore, they are able to determine the minimum number of substrate contacts and guard rings needed for a project, no matter how complex and sophisticated it is – thereby resulting in more effective utilization of the available area.

“By employing the SubstrateXtractor tool, layout engineers will be able to uncover any adverse substrate effects early on in the development cycle and subsequently mitigate them,” explains Joerg Doblaski, Director of Design Support at X-FAB. “This will make IC implementation procedures far more streamlined and quicker to complete, avoiding the need to rework designs to increase levels of optimization, and resulting in significant cost savings.”

SubstrateXtractor is set to dramatically reduce the number of design iterations required – leading to much lower engineering overheads. This results in a faster time to market making a first-time-right analog design possible. From now onwards this functionality will be integrated into X-FAB’s process design kit (PDK) and available for use with the company’s popular XH018 (https://www.xfab.com/technology/cmos/018-um-xh018/) high voltage 0.18µm mixed-signal CMOS offering. A version for the power management process XP018 will soon follow. A detailed webinar on this valuable new tool will be hosted on May 22nd and 23rd. For details and to register, click here (https://register.gotowebinar.com/rt/7742535881476974860).

About X-FAB

X-FAB is the leading analog/mixed-signal and MEMS foundry group manufacturing silicon wafers for automotive, industrial, consumer, medical and other applications. Its customers worldwide benefit from the highest quality standards, manufacturing excellence and innovative solutions by using X-FAB’s modular CMOS and SOI processes in geometries ranging from 1.0 to 0.13 µm, and its special SiC and MEMS long-lifetime processes. X-FAB’s analog-digital integrated circuits (mixed-signal ICs), sensors and micro-electro-mechanical systems (MEMS) are manufactured at six production facilities in Germany, France, Malaysia and the U.S. X-FAB employs about 4,000 people worldwide. For more information, please visit www.xfab.com

Leave a Reply

featured blogs
Apr 16, 2024
In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip desig...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

USB Power Delivery: Power for Portable (and Other) Products
Sponsored by Mouser Electronics and Bel
USB Type C power delivery was created to standardize medium and higher levels of power delivery but it also can support negotiations for multiple output voltage levels and is backward compatible with previous versions of USB. In this episode of Chalk Talk, Amelia Dalton and Bruce Rose from Bel/CUI Inc. explore the benefits of USB Type C power delivery, the specific communications protocol of USB Type C power delivery, and examine why USB Type C power supplies and connectors are the way of the future for consumer electronics.
Oct 2, 2023
25,143 views