industry news
Subscribe Now

VITEC Licenses Codasip Bk5 Core for Multi-Purpose Use in Video Products

Munich, Germany – July 14th, 2020 – Codasip GmbH, the leading supplier of customizable RISC-V® embedded processor IP, announced today that VITEC, the worldwide leader in end-to-end IP video streaming, has selected Codasip’s  Bk5 RISC-V-based core for their cutting-edge digital video solutions.

VITEC is a pioneer in the design and manufacture of hardware and software for video encoding, decoding, transcoding, archiving, and streaming over IP. The company takes pride in delivering products that are easy to use, high-quality, low-latency, and most importantly, tailored to each customer’s unique needs. That is where VITEC and Codasip find an inspiring common ground.

VITEC opted for Codasip Bk5 core customized for the purpose of video and audio stream handling. Initially, Codasip provided VITEC with an extended Bk5 64-bit configuration to be used in a video transcoder, but the multi-use license allows VITEC to use any Bk5 32 or 64-bit configuration in future designs and other arising use cases.

“The customization really is one of the strongest points of Codasip,” said Philippe Wetzel, CTO at VITEC. “VITEC serves multiple market segments with a broad range of IP video products, from IPTV & digital signage to broadcast contribution, so our products need to serve the remarkably diverse needs of our customers. For this reason, we were looking for an easily customizable core design with solid support, and Codasip was a perfect fit.”

Codasip’s off-the-shelf configurable and extensible RISC-V cores and patent-protected customization and verification technology were exactly what VITEC needed.

“We are thrilled to work with VITEC because they have customization at heart, just like us,” added Karel Masařík, CEO and founder of Codasip. “We understand their need to have a product tailored to exceed customer’s expectations and stay in the lead. Our technology is unique in allowing to do that very quickly and reliably.”

The Codasip Bk5 processor chosen by VITEC is based on the RISC-V open instruction set architecture (ISA). Bk5 features a single 5-stage in-order execution processor pipeline, optional caches, dynamic branch prediction, JTAG and RISC-V debug, and industry standard bus interfaces (AMBA). It also includes support for privilege-mode standard extension and memory protection unit or TCM, allowing it to easily run a variety of free and commercial RTOSs. The Bk5-64 variant with 64-bit address space and data support is ideal for modern data-intensive applications like storage and networking. Bk5 is fully configurable and extensible in compliance with the RISC-V standard.

About Codasip

Codasip delivers leading-edge processor IP and high-level design tools, providing ASIC designers with all the advantages of the RISC-V open ISA, along with the unique ability to automatically optimize the processor IP. As a founding member of the RISC-V Foundation and a long-term supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded processors. Formed in 2006 and headquartered in Munich, Germany, Codasip currently has offices in Europe and China, with representatives in Asia and Israel. For more information about our products and services, visit

About RISC-V 

RISC-V (pronounced “risk-five”) is an open, free ISA enabling a new era of processor innovation through open standard collaboration. RISC-V enables you to take advantage of a standard base instruction set for software portability, yet a choice of standard or custom extensions to enhance computational performance. For more information about RISC-V, visit

About VITEC 

A worldwide leader in end-to-end IP video streaming, VITEC’s solutions for broadcast, enterprise, government, military, and large-scale sports & entertainment venues are tailored to each customer’s unique workflow. VITEC developed the first MPEG-1 encoder for micro-computers in 1992 and has been innovating and leading the industry ever since. At the core of every VITEC solution is a commitment to offer products with the lowest latency and most robust IPTV capability on the market. For more information, visit

Leave a Reply

featured blogs
Jul 28, 2021
Here's a sticky problem. What if the entire Earth was instantaneously replaced with an equal volume of closely packed, but uncompressed blueberries?...
Jul 28, 2021
Hyperscale data centers are driving demand for high-bandwidth Ethernet protocols at speeds up to 800G to support HPC, AI, video streaming, and cloud computing. The post What's Driving the Demand for 200G, 400G, and 800G Ethernet? appeared first on From Silicon To Software....
Jul 28, 2021
After a long writing (and longer editing and approval seeking) process, the AIAA's CFD Vision 2030 Integration Committee has published its first update to the Vision's roadmap. This 71 page,... [[ Click on the title to access the full blog on the Cadence Community ...
Jul 9, 2021
Do you have questions about using the Linux OS with FPGAs? Intel is holding another 'Ask an Expert' session and the topic is 'Using Linux with Intel® SoC FPGAs.' Come and ask our experts about the various Linux OS options available to use with the integrated Arm Cortex proc...

featured video

Design Success with Foundation IP & Fusion Compiler

Sponsored by Synopsys

When is 1+1 greater than 2? When using DesignWare Foundation IP & Fusion Compiler! Join Raymond and Yung in their discussion of a customer that benefited from the combination of Fusion Compiler’s machine learning and Foundation IP cells and macros.

More information about DesignWare Foundation IP: Embedded Memories, Logic Libraries, GPIO & PVT Sensors

featured paper

Configure the charge and discharge current separately in a reversible buck/boost regulator

Sponsored by Maxim Integrated

The design of a front-end converter can be made less complicated when minimal extra current overhead is required for charging the supercapacitor. This application note explains how to configure the reversible buck/boost converter to achieve a lighter impact on the system during the charging phase. Setting the charge current requirement to the minimum amount keeps the discharge current availability intact.

Click to read more

featured chalk talk

The Wireless Member of the DARWIN Family

Sponsored by Mouser Electronics and Maxim Integrated

MCUs continue to evolve based on increasing demands from designers. We expect our microcontrollers to do more than ever - better security, more performance, lower power consumption - and we want it all for less money, of course. In this episode of Chalk Talk, Amelia Dalton chats with Kris Ardis from Maxim Integrated about the new DARWIN line of low-power MCUs.

Click here for more information about Maxim Integrated MAX32665-MAX32668 UB Class Microcontroller