industry news
Subscribe Now

VadaTech Announces a new 3U VPX Time and Frequency card with Onboard GPS / IRIG

Henderson, NV – August 24, 2020 – VadaTech, a leading manufacturer of integrated systems, embedded boards, enabling software and application-ready platforms, announces the VPX337. The VPX337 provides a complete, feature-rich, GPS/PTP (1588)/IRIG/NTP bus-level timing solution to a VPX system, with exceptional flexibility. The local oscillator can be disciplined by the onboard GPS receiver, or 1PPS, or Inter-Range Instrumentation Group (IRIG) input, to cancel out any oscillator drift or aging. Precision UTC timestamps and GPS location/time/status are all made available via PCIe registers to the host CPU/application. Time trigger output and time event interrupts synchronized to GPS UTC are available under host control. GPS location/time/status data is Broadcast/Unicast out via backplane Ethernet with selectable bonding/failover behavior.

The VPX337 can demodulate IRIG Amplitude Modulated (AM) signals and receive/transmit IRIG DC Level Shift (DCLS) signals. The disciplined clock, 1PPS, divided-down clocks, IRIG DCLS, and time trigger may all be output in any combination to the dual clock options on the VPX backplane channels (P0_REF_CLK+/- and/or P0_AUX_CLK+/). The unit also acts as a Grand-Master Clock/Clock Bridge between GPS/PTP (1588)/IRIG/NTP to provide enhanced flexibility to the system design. The board also supports Synchronous Ethernet (SyncE) to eliminate clock drift at the Ethernet PHY level.

Additionally, a back-up battery or SuperCap provides non-volatile storage of the Almanac, Ephemeris and last position data to enable rapid “warm start” re-acquisition, usually within 35 seconds. The module’s console is available via front serial or SSH via Ethernet, and locking/holdover status is available via IPMI sensors. A secondary serial port enables GPS NMEA data in/out. The module also interfaces to the backplane via multiple options such as dual GbE to Ports 14 and 15, dual PCIe x4 to Ports 0-7, or 10GbE (XAUI) to Ports 0-7.

About VadaTech

VadaTech provides innovative embedded computing solutions from board-level products, chassis-level platforms, to configurable application-ready systems. With a focus on AdvancedTCA, MicroTCA, VPX and PCIe solutions, the company offers unmatched product selection and expertise. A unique combination of electrical, mechanical, software, and system-level expertise, enables VadaTech to provide customized commercial or rugged computing solutions to meet the most complex customer requirements. VadaTech also offers specialized product solutions for VME, CompactPCI, and other architectures. A member of PICMG and VITA, VadaTech has headquarters, design and manufacturing facilities in Henderson, NV with design, support and sales offices in Europe and Asia Pacific.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
19,439 views