industry news
Subscribe Now

VadaTech Announces a FMC+ with Quad ADC 12-bit @ 1.6 GSPS

Henderson, NV – October 14, 2021 – VadaTech, a leading manufacturer of integrated systems, embedded boards, enabling software and application-ready platforms, announces the FMC254. The FMC254 is an FPGA Mezzanine Card (FMC+) per VITA 57.4 specification. The unit has four TI ADC12SJ1600, each providing 12-bit resolution at 1.6 GSPS. This ADC is ideal for light detection and ranging (LiDAR) systems. The full-power input bandwidth also enables direct RF sampling of L-band and S-band. The FMC254 provides four individual ADCs, which allows interleaving among the four channels. This can be accomplished by skewing the sampling clock across the four ADC.

The board’s four Analog inputs, clock and trigger interfaces are routed via SSMC connectors. The internal clock frequency is programmable and the clock is capable of locking to an external reference.

About VadaTech

VadaTech provides innovative embedded computing solutions from board-level products, chassis-level platforms, to configurable application-ready systems. With a focus on AdvancedTCA, MicroTCA, VPX and PCIe solutions, the company offers unmatched product selection and expertise. A unique combination of electrical, mechanical, software, and system-level expertise, enables VadaTech to provide customized commercial or rugged computing solutions to meet the most complex customer requirements. VadaTech also offers specialized product solutions for VME, CompactPCI, and other architectures. A member of PICMG and VITA, VadaTech has headquarters, design and manufacturing facilities in Henderson, NV with design, support and sales offices in Europe and Asia Pacific.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
21,403 views