industry news
Subscribe Now

The Design Automation Conference Announces the Technical Program with Prominent Invited Speakers to Celebrate 60 Years Influencing Innovation

Advance Registration Now Open till June 9, 2023

SAN FRANCISCO, CA – May 8, 2023 – The Design Automation Conference (DAC) celebrates 60 years with an all-star line-up of Keynotes, Visionaries, SKYTalks and TechTalks. Founded in 1964, DAC is the longest-running and largest event focused on research and technology for the design and the design automation of electronic chips to systems. The conference is recognized as the event that attracts the entire system design and development ecosystem from academia, research, government, and industry. The event’s unique importance comes from the combination of a technically strong Research and Engineering Tracks along with an exhibition of industry vendors.  In addition, DAC offers educational hands-on training sessions from Cadence and NetApp.

The DAC 2023 technical program enjoyed a record high number of submissions for both the Research Track and Engineering Track. For this year’s program, the Technical Program Committee reviewed 1,156 submitted research manuscripts and accepted 263 for presentation and publication, an acceptance rate of 22.7 percent. In addition, 269 Engineering Track submissions were reviewed with 71 accepted for presentation, at an acceptance rate of 26.4 percent.

This year’s DAC Keynote speakers are:

  • Alberto L. Sangiovanni-Vincentelli, Edgar L. and Harold H. Buttner Chair of Electrical Engineering and Computer Sciences at the University of California at Berkeley –       Corsi e Ricorsi: Here We Go Again
  • Heike Riel, IBM Fellow, Department Head Science & Technology, IBM – Quantum Computing Roadmap
  • Walden Rhines, President and CEO, Cornami, Inc. – Taking AI to the Next Level
  • Prof. Mark Horowitz, Yahoo! Founders Professor, Stanford University – Life Post Moore’s Law: The New CAD Frontier

In addition to the Keynotes, DAC 2023 will host inspiring Visionary, SKYTalks and TechTalks.

Visionary Speakers:

  • Joe Sawicki, Executive Vice President, Integrated Circuits, Electronic Design Automation, Siemens EDA – Systems 2030 – What’s Needed to Succeed in the Next Decade of Design without Resorting to Human Cloning
  • Prith Banerjee, Chief Technology Officer, Ansys – Driving Engineering Simulation and Design with AI/ML
  • Lip-Bu Tan, Executive Chair of the Board, Cadence Design Systems – Advancing Precision Medicine through Generative AI-driven Drug Development
  • Cecilia Metra, Professor and the Deputy President of the School of Engineering, University of Bologna – AI Hardware Reliability and Safety Challenges to Enable the Future Metaverse

SKYTalks:

  • Dr. Dev Shenoy, Principal Director for Microelectronics, Department of Defense – Microelectronics Security: A Growing National Imperative
  • Dr. Paul Cunningham, Senior Vice President and General Manager, Cadence Design Systems – Entering a New Era with EDA 2.0 and AI-Driven Electronic System Design
  • Jean-Philippe Fricker, Founder and Chief Systems Architect, Cerebras Systems – The Cerebras CS-2: Designing an AI Accelerator Around the World’s Largest 2.6 Trillion Transistor Chip

TechTalks:

  • Edith Beigné, Research Director of AR/VR Silicon, Meta Reality Labs – Building the Metaverse: Augmented Reality Applications and Integrated Circuits Challenges 
  • Robert Wille, Chief Scientific Officer, Software Competence Center – Design Automation for Quantum Computing
  • Ezekiel (‘Zeke’) Wheeler, Young Innovator, Ham Radio Operator (KJ7NLL) – DIY Orbital Tracking System for Space Communication: A Project to Contact the International Space Station 
  • Chandrasekar Vuppalapati, Microsoft – What ChatGPT and Generative AI mean for Semiconductor Design and Development
  • Majid Ahadi Dolatsara, Software R&D Engineer, Keysight Technologies – Revolutionizing EDA: The Power of AI, ML, and NLP

DAC offers outstanding training, education, exhibits and networking opportunities for hardware and software designers, researchers, software developers, IT engineers and software tool vendors who attend. Advance registration, which offers attendees substantial discounts, is open now. After June 9th, registration will be offered at full conference rate.

Registration for the I Love DAC complimentary three-day pass sponsored by KeysightEmpyrean and TrueChip is open now through June 9, 2023.   Check out the conference program for more information on the Research Track, Engineering Track, and other sessions at the 60th  DAC.

The 60th DAC event will be held at Moscone West Center in San Francisco, CA, July 9–13, 2023.  The event is co-located with SEMICON West 2023, which is being held at Moscone North and South halls. In addition, DAC attendees will also have access to attend the SEMICON West expo hall being held at Moscone South.


About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies, and technologies. A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging EDA, silicon, intellectual property (IP) and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), and the Institute of Electrical and Electronics Engineers (IEEE) and is supported by ACM’s Special Interest Group on Design Automation (ACM SIGDA) and IEEE’s Council on Electronic Design Automation (CEDA).

Leave a Reply

featured blogs
Oct 3, 2024
Someone with too much time on his hands managed to get Linux to boot on an Intel 4004 in only 4.76 days...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Designing for Functional Safety with Infineon Memory
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Alex Bahm from Infineon investigate the benefits of Infineon’s SEMPER NOR Flash and how the reliability, long-term data retention, and functional safety compliance make this memory solution a great choice for a variety of mission critical applications. They also examine how SEMPER NOR Flash has been architected and designed for functional safety and how Infineon’s Solutions Hub can help you get started using SEMPER NOR Flash in your next design.
Apr 22, 2024
30,767 views