industry news
Subscribe Now

Synopsys Unveils IC Validator NXT to Cut Physical Signoff Cycle by 2X

Breakthrough Explorer DRC, Live DRC, and Fusion Technologies Deliver Unparalleled Productivity Gains

MOUNTAIN VIEW, Calif., March 18, 2019 /PRNewswire/ —


  • Industry-leading scalability to 2000+ cores enables full-chip physical signoff within hours
  • Innovative Explorer DRC technology delivers 5X faster DRC performance during SoC integration
  • IC Validator NXT physical signoff deployed in the cloud on multiple customer tapeouts
  • Faster physical signoff closure driven by Fusion Technology with IC Compiler II and Live DRC with Custom Compiler

Synopsys, Inc. (Nasdaq: SNPS) today announced its next-generation IC Validator NXT physical verification solution that enables design teams to cut their physical signoff cycle by 2X for advanced technology nodes. IC Validator NXT offers unique technology innovations to address increasingly important productivity needs for physical verification engineers. IC Validator NXT’s massively parallel distributed processing architecture and scalability to 2000+ CPUs enables full-chip physical signoff within hours. The new breakthrough Explorer DRC technology offers 5X faster runtime with 5X fewer CPUs and order-of-magnitude debugging speed-up with heatmap for design rule checking (DRC) during chip integration. IC Validator NXT has been successfully deployed in the cloud by multiple customers to meet their aggressive tapeout schedules. IC Validator NXT’s Live DRC technology with Custom Compiler delivers on-the-fly DRC feedback within seconds and enables an interactive design-and-verify flow.

“As designers adopt 7-nanometer and newer technology nodes, physical verification closure within schedule is becoming a major challenge, and tapeout delays can have a significant impact on our customers’ product lifetime revenue and profitability,” said Dan Page, vice president, Design Group at Synopsys. “Our new IC Validator NXT technology innovations deliver breakthrough performance scalability and visualization, and provide designers with the fastest path to production silicon.”

IC Validator, a key component of Synopsys’ Fusion Design Platform, is a comprehensive and highly scalable physical verification tool suite including DRC, LVS, PERC, dummy metal fill, and design-for-manufacturabilty (DFM) enhancement capabilities. IC Validator is architected for high performance and scalability that maximizes utilization of mainstream hardware, using smart memory-aware load scheduling and balancing technologies. It uses both multi-threading and distributed processing over multiple machines to provide scalability benefits that extend to more than two thousand CPUs.

Synopsys customers can learn more about the benefits derived from using Synopsys’ latest IC Validator technology by attending the upcoming Synopsys Users Group (SNUG®) Silicon Valley event on March 20-21, 2019 at the Santa ClaraConvention Center.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at

Leave a Reply

featured blogs
May 23, 2019
Everybody loves webcasts, right? When some may view webcast as these kids in Ferris Bueller’s class, others love the on-demand technical education available via this popular medium In an attempt to appeal to the second group, Samtec is pleased to announce a new Chalk Ta...
May 23, 2019
When I was at GOMAC in Albuquerque at the end of March, I ran into a couple of Cadence people and a couple of Green Hills people. Everyone left except one of the Green Hills guys, since he was... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
May 22, 2019
While the practice of using cloud resources to run software jobs is certainly not new, its use for EDA tool processes has lagged that of many other common software tasks.  This delay is primarily the result of concerns over IP security and confidentiality.  Thanks to increa...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...