industry news
Subscribe Now

Synopsys, TSMC and Microsoft Azure Deliver Highly Scalable Timing Signoff Flow in the Cloud

Major reduction in turnaround time for next-generation chips achieved through collaboration

MOUNTAIN VIEW, Calif., June 15, 2020 —

Highlights:

  • Significant throughput gains with PrimeTime timing signoff and StarRC extraction for multi-scenario, distributed processing runs
  • Considerable cost savings by optimal utilization of cloud computing resources for multi-scenario analysis
  • Detailed whitepaper authored jointly now available on TSMC portal to jump start customers on running cloud-enabled signoff flow

Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with TSMC and Microsoft has delivered a ground-breaking, highly scalable timing signoff flow for use in the cloud. This extensive, multi-month collaboration among the three industry partners speeds up the path to signoff next-generation systems-on-chips (SoCs). The flow dramatically improves throughput using Synopsys PrimeTime® static timing analysis and StarRC parasitic extraction on the Microsoft Azure platform.

“With increasing design complexity due to advanced process technologies, larger library size, and higher number of operating conditions to analyze, turnaround time for the design signoff has become critical,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “Utilizing a cloud platform offers a great way to accelerate signoff significantly and will fundamentally influence silicon design. TSMC is the first foundry to collaborate with design ecosystem partners and cloud providers to enable design in the cloud. Working with Microsoft and Synopsys, our cloud alliance has demonstrated remarkable throughput improvement and scalability of timing signoff and offers a flexible, secure and efficient way for our mutual customers to accelerate time to market for their SoCs.”

“At advanced nodes, reducing design time requires technology innovation across the infrastructure and toolchain due to high process complexity,” said Mujtaba Hamid, head of product management, Silicon, Electronics and Gaming at Microsoft Azure. “This collaboration provides key insights into tradeoffs involved between cost and performance for these signoff iterations, thus helping the customers make effective decisions for the design of their silicon products.”

On a multi-million gate design using the TSMC N5 process, PrimeTime static timing analysis and StarRC extraction, timing signoff was performed on Microsoft Azure’s latest Edsv4-series compute instances. PrimeTime DMSA and StarRC multi-corner extraction scale-out saw significant throughput gains by massively parallelizing the runs over hundreds of machines. Additionally, scaling-in showed major cost savings by running multiple scenarios on a single machine.

“Working with leading-edge companies, we see the need for a high throughput of design tools and platforms to shorten time-to-market, whether they run the tools on-premise or in the cloud,” said Jacob Avidan, senior vice president of Design Signoff in the Design Group at Synopsys. “With the industry-leading and TSMC-certified PrimeTime and StarRC solutions on Microsoft Azure, our customers can leverage the cloud to signoff their chips with significantly higher throughput while meeting their PPA targets with TSMC’s latest advanced process technologies.”

For more information, please download the new whitepaper titled “TSMC Timing Sign-Off in the Cloud with PrimeTime and StarRC,” which is available immediately for customer download from TSMC-Online (https://online.tsmc.com/).

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Analog Output, Isolated Current, & Voltage Sensing Using Isolation Amplifiers
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Simon Goodwin from Vishay and Amelia Dalton chat about analog output, and isolated current and voltage sensing using isolation amplifiers. Simon and Amelia also explore the fundamental principles of current and voltage sensing and the variety of voltage and current sensing solutions offered by Vishay that can get your next design up and running in no time.
Apr 27, 2026
16,903 views