industry news
Subscribe Now

Synopsys, TSMC and Microsoft Azure Deliver Highly Scalable Timing Signoff Flow in the Cloud

Major reduction in turnaround time for next-generation chips achieved through collaboration

MOUNTAIN VIEW, Calif., June 15, 2020 —

Highlights:

  • Significant throughput gains with PrimeTime timing signoff and StarRC extraction for multi-scenario, distributed processing runs
  • Considerable cost savings by optimal utilization of cloud computing resources for multi-scenario analysis
  • Detailed whitepaper authored jointly now available on TSMC portal to jump start customers on running cloud-enabled signoff flow

Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with TSMC and Microsoft has delivered a ground-breaking, highly scalable timing signoff flow for use in the cloud. This extensive, multi-month collaboration among the three industry partners speeds up the path to signoff next-generation systems-on-chips (SoCs). The flow dramatically improves throughput using Synopsys PrimeTime® static timing analysis and StarRC parasitic extraction on the Microsoft Azure platform.

“With increasing design complexity due to advanced process technologies, larger library size, and higher number of operating conditions to analyze, turnaround time for the design signoff has become critical,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “Utilizing a cloud platform offers a great way to accelerate signoff significantly and will fundamentally influence silicon design. TSMC is the first foundry to collaborate with design ecosystem partners and cloud providers to enable design in the cloud. Working with Microsoft and Synopsys, our cloud alliance has demonstrated remarkable throughput improvement and scalability of timing signoff and offers a flexible, secure and efficient way for our mutual customers to accelerate time to market for their SoCs.”

“At advanced nodes, reducing design time requires technology innovation across the infrastructure and toolchain due to high process complexity,” said Mujtaba Hamid, head of product management, Silicon, Electronics and Gaming at Microsoft Azure. “This collaboration provides key insights into tradeoffs involved between cost and performance for these signoff iterations, thus helping the customers make effective decisions for the design of their silicon products.”

On a multi-million gate design using the TSMC N5 process, PrimeTime static timing analysis and StarRC extraction, timing signoff was performed on Microsoft Azure’s latest Edsv4-series compute instances. PrimeTime DMSA and StarRC multi-corner extraction scale-out saw significant throughput gains by massively parallelizing the runs over hundreds of machines. Additionally, scaling-in showed major cost savings by running multiple scenarios on a single machine.

“Working with leading-edge companies, we see the need for a high throughput of design tools and platforms to shorten time-to-market, whether they run the tools on-premise or in the cloud,” said Jacob Avidan, senior vice president of Design Signoff in the Design Group at Synopsys. “With the industry-leading and TSMC-certified PrimeTime and StarRC solutions on Microsoft Azure, our customers can leverage the cloud to signoff their chips with significantly higher throughput while meeting their PPA targets with TSMC’s latest advanced process technologies.”

For more information, please download the new whitepaper titled “TSMC Timing Sign-Off in the Cloud with PrimeTime and StarRC,” which is available immediately for customer download from TSMC-Online (https://online.tsmc.com/).

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Cadence's seven -year partnership with'¯ Team4Tech '¯has given our employees unique opportunities to harness the power of technology and engage in a three -month philanthropic project to improve the livelihood of communities in need. In Fall 2023, this partnership allowed C...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Medical Grade Power
Sponsored by Mouser Electronics and RECOM
In this episode of Chalk Talk, Amelia Dalton and Louis Bouche from RECOM explore the various design requirements for medical grade power supplies. They also examine the role that isolation and leakage current play in this arena and the solutions that RECOM offers in terms of medical grade power supplies.
Nov 9, 2023
21,612 views