industry news
Subscribe Now

Synopsys’ Latest ARC MetaWare EV Development Toolkit Release Speeds Application Software Development for Embedded Vision Systems

Enhanced Tools Reduce Computation, Memory, and Bandwidth Requirements for Mapping Neural Network Graphs to DesignWare EV6x Vision Processor IP

MOUNTAIN VIEW, Calif., May 31, 2018 /PRNewswire/ —

Highlights:

  • DesignWare ARC MetaWare EV Development Toolkit provides a comprehensive and integrated software programming environment for Synopsys’ EV6x Embedded Vision Processors based on the latest vision standards
  • New ARC MetaWare EV release automatically maps neural network graphs to EV6x with new options that reduce computational, memory, and bandwidth requirements
  • Optimized kernels and runtime environment conforming to the latest OpenVX 1.2 specification simplify development of embedded vision application code

Synopsys, Inc. (Nasdaq: SNPS), today announced a new release of its DesignWare® ARC® MetaWare EV Development Toolkit, an integrated programming environment that accelerates application software development for the DesignWare ARC EV6x family of embedded vision processors. The latest release of the ARC MetaWare EV Development Toolkit includes a range of enhancements for improving programmer productivity, including reduced computational, memory, and bandwidth requirements for mapping convolutional neural network (CNN) graphs to the EV6x’s heterogeneous processing elements without compromising graph accuracy. The Toolkit supports both Caffe and Tensorflow deep-learning frameworks and CNN graphs trained with 8-bit or 12-bit precision. The latest tool release also includes advanced graph compression and runtime feature map compression/decompression capabilities to increase performance and lower power consumption.

The ARC MetaWare EV Development Toolkit offers a programming environment for the EV6x vision processor IP based on the OpenVX™ open standard API, with a C/C++ compiler and OpenCL C vectorizing compiler. The Toolkit includes OpenVX kernels optimized to run on EV6x Processors, the first hardware-software platform to successfully pass The Khronos Group’s OpenVX 1.2 conformance tests. The OpenVX framework simplifies the programming of the EV6x processors by automatically distributing kernel execution over the EV6x’s scalar, vector, and CNN engine units. The OpenCL C compiler offers automatic whole function vectorization, which exploits data-level parallelism by transforming scalar kernels into SIMD instructions that compute on the processor’s vector DSPs. The MetaWare EV compiler supports all the programmability of the 512-bit wide vector DSP.

For early application development, the Toolkit provides an instruction set simulator for the EV6x processor family. In addition, the included Virtualizer Development Kit (VDK) provides a system-level virtual prototype consisting of a host processor connected to the EV6x processor with a functional CNN engine simulation model. This enables early application development in the context of a more complete system, and the full suite of tools and libraries enables programmers to efficiently build, debug, profile, and optimize their embedded vision systems.

“High productivity development tools are a fundamental requirement of embedded vision application design, requiring advanced tools and software that conform to industry standards to accelerate this effort,” said John Koeter, vice president of marketing for IP at Synopsys. “The latest enhancements to the ARC MetaWare EV Development Toolkit provides embedded vision developers with a complete and integrated toolset that addresses key requirements of embedded vision applications, including the main CNN frameworks, enabling them to get their DesignWare ARC EV6x Processor-based products to market faster.”

Availability

The 2018.06 release of the ARC MetaWare EV Development Toolkit for DesignWare ARC EV6x Vision Processors for both Windows and Linux workstations is scheduled to be available in June 2018.

Learn more about Synopsys’ MetaWare EV Development Toolkit
Learn more about Synopsys’ DesignWare EV6x Processor Family

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Must be Thin to Fit: µModule Regulators
In this episode of Chalk Talk, Amelia Dalton and Younes Salami from Analog Devices explore the benefits and restrictions of Analog Devices µModule regulators. They examine how these µModule regulators can declutter PCB area and increase the system performance of your next design, and the variety of options that Analog Devices offers within their Ultrathin µModule® regulator product portfolio.
Dec 5, 2023
19,434 views