industry news
Subscribe Now

Synopsys IC Compiler II Delivers First-Pass Silicon Success for Graphcore’s Multi-Billion Gate AI Processor

Innovative AI-Hardware Design Technologies Accelerate Time-to-Market for Second-Generation 7nm Colossus IPU

MOUNTAIN VIEW, Calif., Oct. 12, 2020 /PRNewswire/ —

Highlights

  • IC Compiler II, part of the Synopsys Fusion Platform, with its industry-leading capacity and throughput, accelerated implementation of the massive Colossus IPU, exceeding 59 billion transistors
  • Innovative optimization technologies for AI-hardware design in the Synopsys RTL-to-GDS flow delivered best-in-class performance, power and areas (PPA) metrics
  • Integrated golden signoff technologies delivered predictable and convergent design closure with a zero-margin flow

Synopsys, Inc. (Nasdaq: SNPS) today announced that Graphcore achieved first-pass silicon success using the industry-leading IC Compiler II place-and-route solution, part of the Synopsys Fusion Platform, for designing its second-generation Colossus MK2 GC200 Intelligence Processing Unit (IPU), featuring 59.4 billion transistors, on an industry-leading 7nm advanced process technology. Graphcore leveraged Synopsys IC Compiler II ultra-high capacity architecture and innovative technologies for AI-hardware design resulting in an accelerated implementation of their massive AI processor. Synopsys’ RTL-to-GDS flow with state-of-the-art power optimization capabilities along with embedded golden signoff technologies like PrimeTime® delay calculator, provided Graphcore design teams superior out-of-the-box PPA metrics, and the fastest design closure.

“Synopsys’s digital full-flow solution with its best-in-class RTL-to-GDS tools, including Design Compiler® and IC Compiler II, offers the most comprehensive single-vendor platform, critical to the on-schedule tape out of our latest Colossus IPU,” said Phil Horsfield, vice president of Silicon at Graphcore. “Our long-standing relationship with Synopsys has enabled us to leverage state-of-the-art technologies from IC Compiler II and exceed the performance/power targets of this advanced AI processor. We are confident that continued collaboration with Synopsys on IC Compiler II and Fusion Compiler will enable us to push the boundaries of machine intelligence compute.”

The second-generation Colossus GC200 IPU from Graphcore is a sophisticated chip, integrating 1,472 independent processor cores and more than 900 megabytes of on-chip memory to deliver superior parallel processing power for data-center scale AI applications. Synopsys’ IC Compiler II, with its AI-design focused capabilities, includes top-level interconnect planning, logic restructuring, congestion-driven mux optimization and full-flow concurrent clock and data optimization delivers best-in-class PPA for the highly repetitive, MAC-based topologies typical in complex AI accelerator chips. Further, its native, high-capacity data model with adaptive abstraction and distributed implementation can efficiently handle multi-billion instance designs with quick turn-around-time. With a unique, golden signoff engine backbone, IC Compiler II delivers highest correlation and hyper-convergent design, to further accelerate design turnaround time.

“The design complexity boundaries of AI compute are continuing to be pushed to its limits, such as with Graphcore’s introduction of its latest Colossus IPU,” said Neeraj Kaul, vice president of Engineering, Design Group at Synopsys. “Its success in leveraging the latest, AI-optimized technologies in IC Compiler II to simultaneously meet the multiple aggressive design targets for their most complex chip reinforces our leadership position as the place-and-route tool of choice for next-generation, AI designs.”

Learn more details about this complex AI Chip as Phil Horsfield, vice president of Silicon at Graphcore, will be presenting on October 14 at the upcoming Synopsys Digital Design Technology Symposium.  For more information regarding Synopsys products, visit: https://www.synopsys.com/implementation-and-signoff.html.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Oct 21, 2020
We'€™re concluding the Online Training Deep Dive blog series, which has been taking the top 15 Online Training courses among students and professors and breaking them down into their different... [[ Click on the title to access the full blog on the Cadence Community site. ...
Oct 20, 2020
In 2020, mobile traffic has skyrocketed everywhere as our planet battles a pandemic. Samtec.com saw nearly double the mobile traffic in the first two quarters than it normally sees. While these levels have dropped off from their peaks in the spring, they have not returned to ...
Oct 19, 2020
Have you ever wondered if there may another world hidden behind the facade of the one we know and love? If so, would you like to go there for a visit?...
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

Featured Paper

Four Ways to Improve Verification Performance and Throughput

Sponsored by Cadence Design Systems

Learn how to address your growing verification needs. Hear how Cadence Xcelium™ Logic Simulation improves your design’s performance and throughput: improving single-core engine performance, leveraging multi-core simulation, new features, and machine learning-optimized regression technology for up to 5X faster regressions.

Click here for more information about Xcelium Logic Simulation

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

Featured Chalk Talk

A New Perspective on Materialism

Sponsored by Mouser Electronics and KEMET

When choosing capacitors or other passive components, it’s easy to get bogged down in the datasheets. But, how often do you think about the properties of the materials these components are made from? In this episode of Chalk Talk, Amelia Dalton and Patrik Kalbermatten of KEMET take a fascinating look at material classification, the role of ferrite in systems, and the development of metal composite piezo ceramic powders to give us sustainable sources for our component materials.

Click here for more information about KEMET Electronics Sensor Components