industry news
Subscribe Now

Synopsys Extends Market Leadership in Verification Hardware with Performance and Enterprise Scalability Innovations

HAPS-100 Delivers 2x Higher Prototype Performance and 4x Higher Debug Performance for Software and Hardware Verification of Complex SoCs

MOUNTAIN VIEW, Calif., April 5, 2021 /PRNewswire/ —


  • Fastest performance for software development and system validation with 20-50 MHz for complex SoCs and up to 500 MHz for interface IP
  • Highest debug productivity through innovative system architecture with 4x signal capture and 4x higher debug performance
  • Enterprise and ecosystem scalability through HAPS Gateway software enabling multi-design, multi-user parallelization
  • Proven direct connect architecture leveraging largest prototyping ecosystem and broadest portfolio of interface cards

Synopsys, Inc. (Nasdaq: SNPS) today announced its latest powerful innovation in prototyping, delivering the fastest performance, highest debug productivity and unmatched enterprise scalability to accelerate software development, system validation and verification. The HAPS®-100 prototyping system, part of the Synopsys Verification Continuum® Platform, allows designers, software developers and verification engineers to work from anywhere, through the HAPS Gateway, to manage multi-design, multi-user deployment for maximum productivity and cost efficiency.

Electronics companies face continued pressure to accelerate time-to-market despite increasing system-on-chip (SoC) and software complexity. To meet this demand, they require faster prototyping systems with higher debug performance and accessibility across geographies, ecosystem partners and work locations. 5G, AI, automotive, and GPU SoC designers are benefitting from 20-50 MHz prototyping performance and 10x faster throughput compared to alternative solutions, enabling them to deploy a shift-left design strategy and decrease their time-to-market.

“We have seen tremendous growth in demand for HAPS to accelerate software development and system validation of advanced SoC designs,” said Manoj Gandhi, general manager of the Verification Group at Synopsys. “The HAPS-100 architecture and software build on our market-leading technology and are the result of deep collaboration with many industry-leading customers to deliver breakthroughs in prototyping performance, debug, and enterprise scalability to accelerate their system innovation.”

The flexible direct connect architecture of HAPS enables designers to leverage the largest prototyping ecosystem and the broadest portfolio of HAPS interface cards. HAPS prototyping software builds upon Synopsys’ 20+ years of experience in FPGA synthesis and delivers the highest performance using timing optimization for the direct connect architecture. Synopsys customers also benefit from Synopsys DesignWare® IP Prototyping Kits, which are critical to accelerate IP integration, software development and system validation delivering prototyping speeds of up to 500 MHz.

Customer Testimonials:

  • “We are working at the leading edge of innovation to bring our GPUs and AI and ADAS SoCs to market,” said Narendra Konda, senior director Hardware Engineering at Nvidia. “We are now deploying HAPS-100 across our most demanding GPU projects enabling our software teams to achieve the fastest pre-silicon software development turn-around time.”
  • “In the heavily contested AI market it is critical to be able to develop and demonstrate our new architecture for cloud AI applications quickly,” said June Paik, CEO at Furiosa. “HAPS-100 delivers the highest performance, making it an easy choice for our hardware and software teams. We plan to leverage the worldwide deployment of HAPS systems and its ecosystem to engage with semiconductor and system companies interested in our new architecture for cloud AI applications.”

Availability & Resources
The Synopsys HAPS-100 prototyping system is available now.

About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry’s broadest portfolio of application security testing tools and services. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at

Leave a Reply

featured blogs
Apr 16, 2021
The Team RF "μWaveRiders" blog series is a showcase for Cadence AWR RF products. Monthly topics will vary between Cadence AWR Design Environment release highlights, feature videos, Cadence... [[ Click on the title to access the full blog on the Cadence Community...
Apr 16, 2021
Spring is in the air and summer is just around the corner. It is time to get out the Old Farmers Almanac and check on the planting schedule as you plan out your garden.  If you are unfamiliar with a Farmers Almanac, it is a publication containing weather forecasts, plantin...
Apr 15, 2021
Explore the history of FPGA prototyping in the SoC design/verification process and learn about HAPS-100, a new prototyping system for complex AI & HPC SoCs. The post Scaling FPGA-Based Prototyping to Meet Verification Demands of Complex SoCs appeared first on From Silic...
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

Understanding the Foundations of Quiescent Current in Linear Power Systems

Sponsored by Texas Instruments

Minimizing power consumption is an important design consideration, especially in battery-powered systems that utilize linear regulators or low-dropout regulators (LDOs). Read this new whitepaper to learn the fundamentals of IQ in linear-power systems, how to predict behavior in dropout conditions, and maintain minimal disturbance during the load transient response.

Click here to download the whitepaper

Featured Chalk Talk

Rail Data Connectivity

Sponsored by Mouser Electronics and TE Connectivity

The rail industry is undergoing a technological revolution right now, and Ethernet connectivity is at the heart of it. But, finding the right interconnect solutions for high-reliability applications such as rail isn’t easy. In this episode of Chalk Talk, Amelia Dalton chats with Egbert Stellinga from TE Connectivity about TE’s portfolio of interconnect solutions for rail and other reliability-critical applications.

Click here for more information about TE Connectivity EN50155 Managed Ethernet Switches