industry news
Subscribe Now

Synopsys and Nestwave Collaborate to Develop a Low-Power Geolocation IP Solution for IoT Modems

Combination of Synopsys' ARC IoT Communications IP Subsystem with Nestwave's Geolocation IP Eliminates the Need for a Dedicated Positioning Chipset

MOUNTAIN VIEW, Calif. and PARIS, Sept. 3, 2020 /PRNewswire/ —

Highlights:

  • Nestwave’s low-power geolocation solution incorporates Synopsys DesignWare ARC IoT Communications IP Subsystem with integrated ARC EM9D Processor IP
  • ARC EM9D processor and custom instruction extensions provide performance boosts for Nestwave’s algorithms while minimizing processor frequency requirements
  • Nestwave’s split device / cloud architecture reduces power consumption by up to 10x compared to geolocation solutions currently on the market, extending the life of battery-operated IoT devices

Synopsys, Inc. (Nasdaq: SNPS) and Nestwave today announced a collaboration to combine Nestwave’s soft core GPS navigation IP with the Synopsys DesignWare® ARC® IoT Communications IP Subsystem for a complete low-power global navigation satellite systems (GNSS) solution for integration into IoT modems. The collaboration will provide designers with a power-efficient, high-accuracy GPS solution for battery-operated devices without the additional cost of a dedicated GNSS chip. The joint solution will be presented at the Synopsys ARC Processor Virtual Summit on Wednesday, September 9, 2020.

“Today’s advanced navigation systems are facing unique challenges when being implemented in power-constrained IoT devices,” said Ambroise Popper, CEO at Nestwave. “By combining Nestwave’s low power geolocation software with Synopsys’ efficient ARC IoT Communications IP Subsystem, we can deliver a geolocation solution that offers greater accuracy, lower power consumption, and lower cost compared to existing GNSS solutions.”

The ARC IoT Communications IP Subsystem is an integrated hardware and software solution that combines Synopsys’ DSP-enhanced ARC EM9D processor, hardware accelerators, dedicated peripherals, and RF interface to deliver efficient DSP performance for ultra-low bandwidth IoT applications. Nestwave’s GNSS solution takes advantage of the ARC EM9D processor’s efficient DSP capabilities and ability to add dedicated hardware accelerators or custom instructions using APEX technology to reduce frequency requirements, giving customers additional performance bandwidth. The ARC EM9D processor is supported by the MetaWare Toolkit, which includes a rich library of DSP functions, allowing software engineers to rapidly implement algorithms from standard DSP building blocks.

Nestwave has developed an ultra-low power, advanced global navigation satellite systems (GNSS) solution for use in IoT applications. When integrated with an IoT modem such as NB-IoT, Cat M1, LoRa or Sigfox, the solution offers low-cost geolocation for emerging applications such as asset tracking, smart factories, and smart cities, without the need for an external GNSS chip.

“Emerging IoT applications are demanding geolocation functionality with high-accuracy and ultra-low power consumption,” said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. “The combination of Synopsys’ ARC IoT Communications IP Subsystem with Nestwave’s GNSS technology will help designers significantly improve geolocation performance, reduce frequency requirements and lower overall power consumption for battery-powered IoT applications.”

Availability and Resources

About Nestwave

Nestwave SAS, based in Paris, is a provider of advanced geolocation solutions to IoT and GNSS chipmakers. Our patented technology integrates into IoT modem and DSP devices enabling high performance, low power location capability and eliminates the need for a dedicated positioning chipset. To learn more, please visit us at www.nestwave.com.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit https://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Sep 29, 2020
Our friends at DesignCon and Design News are launching the DesignCon Back-to-School webinar series.  Experts from DesignCon’s conference will share their insights from the electronics chip, board, and system industries, walking through use cases, defining various tools...
Sep 29, 2020
Back in our school days, we were asked to use blue ink while the teachers used red ink for correction. I also remember using multicolor pens to emphasize important points in my assignments and... [[ Click on the title to access the full blog on the Cadence Community site. ]]...
Sep 25, 2020
What do you think about earphone-style electroencephalography sensors that would allow your boss to monitor your brainwaves and collect your brain data while you are at work?...
Sep 25, 2020
[From the last episode: We looked at different ways of accessing a single bit in a memory, including the use of multiplexors.] Today we'€™re going to look more specifically at memory cells '€“ these things we'€™ve been calling bit cells. We mentioned that there are many...

Featured Video

AI SoC Chats: IP for In-Memory / Near-Memory Compute

Sponsored by Synopsys

AI chipsets are data hungry and have high compute intensity, leading to potential power consumption issues. Join Synopsys Fellow Jamil Kawa to learn how in-memory or near-memory compute, 3D stacking, and other innovations can address the challenges of making chips think like the human brain.

Click here for more information about DesignWare IP for Amazing AI

Featured Paper

The Cryptography Handbook

Sponsored by Maxim Integrated

The Cryptography Handbook is designed to be a quick study guide for a product development engineer, taking an engineering rather than theoretical approach. In this series, we start with a general overview and then define the characteristics of a secure cryptographic system. We then describe various cryptographic concepts and provide an implementation-centric explanation of physically unclonable function (PUF) technology. We hope that this approach will give the busy engineer a quick understanding of the basic concepts of cryptography and provide a relatively fast way to integrate security in his/her design.

Click here to download the whitepaper

Featured Chalk Talk

Single Pair Ethernet

Sponsored by Mouser Electronics and Harting

Industry 4.0 brings serious demands on communication connections. Designers need to consider interoperability, processing, analytics, EMI reduction, field rates, communication protocols and much more. In this episode of Chalk Talk, Amelia Dalton chats with Piotr Polak and McKenzie Reed of Harting about using single-pair Ethernet for Industry 4.0.

Click here for more information about HARTING T1 Industrial Single Pair Ethernet (SPE) Products