industry news
Subscribe Now

Synopsys and GLOBALFOUNDRIES Collaborate to Expand Fusion Compiler Benefits for Latest Platforms

Synopsys' Unique Product Delivers Best-in-Class PPA to Accelerate Innovation on GF Platform Offerings for Aerospace and Defense, Automotive and Cloud/AI Applications

MOUNTAIN VIEW, Calif., Sept. 24, 2020 /PRNewswire/ —Highlights:

  • Close collaboration on technology enablement unlocks optimal PPA potential of GLOBALFOUNDRIES® 12LP and 12LP+ (12nm FinFET) platforms and 22FDX® (22nm FD-SOI) platforms
  • Targeted innovations in Fusion Compiler deliver up to 18 percent better performance, power and area (PPA) and 2X faster time-to-results on GLOBALFOUNDRIES platforms
  • Fusion Compiler, with integrated PrimeTime® voltage-scaling technology and StarRC™ signoff extraction, enables an optimized solution for adaptive-body biasing (ABB), available on FD-SOI based platforms

Synopsys, Inc. (Nasdaq: SNPS) today announced its latest collaboration with GLOBALFOUNDRIES (GF®) to drive productivity and power, performance, and area (PPA) enhancements for mutual customers deploying the Synopsys Fusion Compiler RTL-to GDSII product – the industry’s only single data model and golden-signoff enabled implementation solution. This collaboration will enable the fast-tracking of next-generation, market-shaping products in verticals such as aerospace and defense, automotive, data center, IoT and mobile on GF’s feature-rich platforms.

This expanded partnership – leveraging Fusion Compiler’s latest, advanced technologies – enhances platform-specific gains and speeds up the delivery of highly optimized and targeted design-implementation methodologies for mutual customers on GF’s 12LP and 12LP+ (12nm FinFET) platforms and 22FDX (22nm FD-SOI) platforms. This partnership also expands to support unique platform requirements, including the FD-SOI specific, adaptive-body biasing (ABB) and forward-biasing design flows. By leveraging the fusion of StarRC signoff extraction and PrimeTime’s smart voltage-scaling technology for both delay and variation analysis, Fusion Compiler’s full-flow optimization is enabled to maximize the power-efficiency gains available through this advanced platform technology.

“The growing demand for our differentiated platforms and specialty solutions, optimized for applications across several high-potential growth markets, requires flows that can efficiently deliver optimal PPA and address today’s design complexity and tight schedules,” said Richard Trihy, vice president of Design Enablement at GF. “We are pleased to deepen our partnership with Synopsys and offer this Fusion Compiler based flow, with its integrated RTL-to-GDSII implementation, to customers who are designing on our best-in-class 12LP, 12LP+, and 22FDX solutions.”

The Fusion Compiler solution is uniquely architected to enable design teams to achieve the optimal levels of PPA in the most convergent manner and ensure the fastest and most predictable time to results (TTR). Fusion Compiler has been built from the ground up around a unified, highly-scalable data model; is unique in deploying a common, full-flow, RTL-to-GDSII optimization framework; and further differentiates itself by comprising a single analysis backbone, leveraging technology from Synopsys’ industry-leading, golden-signoff products. These key technology lynchpins provide the optimum convergence and signoff correlation of critical PPA metrics that are optimized accurately and effectively throughout the entire design flow. Fusion Compiler provides the leading SoC design-implementation platform to manage growing design challenges across the industry, where process technology, design implementation, and signoff go hand in hand.

“Across the broad semiconductor industry, Fusion Compiler is experiencing unprecedented adoption by the many leaders and market shapers who have aggressively deployed the solution to realize the industry’s most complex and sought-after SoCs,” said Charles Matar, senior vice president of System Solutions and Ecosystem Enablement in the Design Group at Synopsys. “Our work with GLOBALFOUNDRIES promises to bring the key benefits of Fusion Compiler’s unique architecture – best-in-class full-flow PPA and fastest time-to-results – to help our mutual customers deliver the next generation of market-defining products.”

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at

Leave a Reply

featured blogs
Oct 22, 2020
WARNING: If you read this blog and visit the featured site, Max'€™s Cool Beans will accept no responsibility for the countless hours you may fritter away....
Oct 22, 2020
Cadence ® Spectre ® AMS Designer is a high-performance mixed-signal simulation system. The ability to use multiple engines and drive from a variety of platforms enables you to "rev... [[ Click on the title to access the full blog on the Cadence Community site....
Oct 20, 2020
In 2020, mobile traffic has skyrocketed everywhere as our planet battles a pandemic. saw nearly double the mobile traffic in the first two quarters than it normally sees. While these levels have dropped off from their peaks in the spring, they have not returned to ...
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

featured video

Demo: Inuitive NU4000 SoC with ARC EV Processor Running SLAM and CNN

Sponsored by Synopsys

Autonomous vehicles, robotics, augmented and virtual reality all require simultaneous localization and mapping (SLAM) to build a map of the surroundings. Combining SLAM with a neural network engine adds intelligence, allowing the system to identify objects and make decisions. In this demo, Synopsys ARC EV processor’s vision engine (VPU) accelerates KudanSLAM algorithms by up to 40% while running object detection on its CNN engine.

Click here for more information about DesignWare ARC EV Processors for Embedded Vision

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

Featured Chalk Talk

Embedded Display Applications Innovation

Sponsored by Mouser Electronics and Texas Instruments

DLP technology can add a whole new dimension to your embedded design. If you considered DLP in the past, but were put off by the cost, you need to watch this episode of Chalk Talk where Amelia Dalton chats with Philippe Dollo of Texas Instruments about the DLP LightCrafter 2000 EVM. This new kit makes DLP more accessible and less expensive to design in, and could have a dramatic impact on your next embedded design.

Click here for more information about Texas Instruments DLP2000 Digital Micromirror Device (DMD)