industry news
Subscribe Now

Synopsys and GLOBALFOUNDRIES Collaborate to Develop Broad Portfolio of DesignWare IP for 12LP+ FinFET Solution

DesignWare IP Delivers Significant Performance and Power Advantages for Cloud Computing and Edge AI SoCs on GF 12LP+ Solution

MOUNTAIN VIEW, Calif., Sept. 24, 2020 /PRNewswire/ —

Highlights:

  • DesignWare IP portfolio for GF 12LP+ solution includes USB4, PCIe 5.0, Die-to-Die HBI and 112G USR/XSR, 112G Ethernet, DDR5, LPDDR5, MIPI, OTP NVM and more
  • Long-standing collaboration between the two companies has resulted in the successful development of DesignWare IP from 180-nm to 12-nm for a wide range of applications

Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with GLOBALFOUNDRIES® (GF®) to develop a broad portfolio of DesignWare® IP for GF’s 12LP+ FinFET solution, including USB4/3.2/DPTX/3.0/2.0, PCIe 5.0/4.0/2.1, die-to-die HBI and 112G USR/XSR, 112G Ethernet, DDR5/4, LPDDR5/4/4X, MIPI M-PHY, Analog-to-Digital Converter, and one-time programmable (OTP) non-volatile memory (NVM) IP. The DesignWare IP is optimized to meet the high-bandwidth memory throughput and reliable, high-performance connectivity demands of cloud computing and AI chips implemented on GF’s 12LP+ solution. This recent collaboration marks another significant milestone of the continuous, successful collaboration between the two companies.

GF’s most advanced FinFET solution, 12LP+ builds upon GF’s established 14nm/12LP platform, of which GF has shipped more than one million wafers. Driving the enhanced performance of 12LP+ are features including a 20-percent SoC-level logic performance boost over 12LP, and a 10-percent improvement in logic area scaling.

“With an excellent combination of performance, power and area, our 12LP+ solution is engineered to meet the specific needs of HPC, cloud and edge AI accelerators, storage, and aerospace and defense applications,” said Mark Ireland, vice president of ecosystem and design solutions at GF. “By collaborating with Synopsys, a leading IP provider, on the development of a wide range of high-quality DesignWare IP optimized on GF’s 12LP + solution, we are providing greater differentiation and increased value for our mutual customers while minimizing their development costs and speeding their time to market. With Die-to-Die IP, we extend the support to customers who are transitioning to chiplet architectures and seeking a lower product cost and added configuration flexibility.”

“As a trusted IP provider, Synopsys continues to make significant investment in collaborating with key foundries such as GF to provide high-quality DesignWare IP on the latest process technologies, so designers can benefit from the performance, power and area improvements,” said John Koeter, senior vice president of marketing and strategy for IP at Synopsys. “Our longstanding collaboration with GF through many decades has provided designers with the industry’s broadest IP portfolio for GF technologies, including the 12LP+ solution, enabling them to integrate the latest generation of IP required for the fast-growing high-performance computing, AI accelerators for cloud and Edge, as well as the storage, aerospace and defense markets.”

Availability

About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Oct 22, 2020
WARNING: If you read this blog and visit the featured site, Max'€™s Cool Beans will accept no responsibility for the countless hours you may fritter away....
Oct 22, 2020
Cadence ® Spectre ® AMS Designer is a high-performance mixed-signal simulation system. The ability to use multiple engines and drive from a variety of platforms enables you to "rev... [[ Click on the title to access the full blog on the Cadence Community site....
Oct 20, 2020
In 2020, mobile traffic has skyrocketed everywhere as our planet battles a pandemic. Samtec.com saw nearly double the mobile traffic in the first two quarters than it normally sees. While these levels have dropped off from their peaks in the spring, they have not returned to ...
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured paper

Fundamentals of Precision ADC Noise Analysis

Sponsored by Texas Instruments

Build your knowledge of noise performance with high-resolution delta-sigma ADCs. This e-book covers types of ADC noise, how other components contribute noise to the system, and how these noise sources interact with each other.

Click here to download the whitepaper

Featured Chalk Talk

uPOL Technology

Sponsored by Mouser Electronics and TDK

Power modules are a superior solution for many system designs. Their small form factor, high efficiency, ease of design-in, and solid reliability make them a great solution in a wide range of applications. In this episode of Chalk Talk, Amelia Dalton chats with Tony Ochoa of TDK about the new uPOL family of power modules and how they can deliver the power in your next design.

Click here for more information about TDK FS1406 µPOL™ DC-DC Power Modules