industry news
Subscribe Now

STMicroelectronics Standardizes on Synopsys VC Formal for Faster Verification Closure of Leading Microcontroller Designs

MOUNTAIN VIEW, Calif., June 7, 2017 /PRNewswire/ — Synopsys, Inc. (Nasdaq:SNPS), today announced that STMicroelectronics selected and standardized on Synopsys VC Formal, as their formal verification solution for advanced microcontroller designs. VC Formal’s high performance, capacity and robust engines enabled ST to locate corner case bugs earlier in the design cycle, achieving significantly faster and earlier verification closure over existing solutions.

“ST is the leading supplier of products and solutions for Smart Driving and the Internet of Things, fulfilling industry needs with its STM32 family of advanced 32-bit general-purpose microcontrollers,” said Mirella Negro Marcigaglia, MCD Verification Group Manager at STMicroelectronics. “The comprehensive STM32 product portfolio addresses a broad diversity of application challenges with very aggressive market-introduction schedules. Designers need a formal verification solution so as to provide best-in-class performance and quality, on a timely basis. Synopsys VC Formal’s integrated formal verification and assertion IPs are very effective and exceeded our expectations in these areas, leading to significantly reducing development time.”

With its comprehensive set of formal applications (Apps), including Property Verification (FPV), Connectivity Checking (CC), Sequential Equivalence Checks (SEQ), Register Verification (FRV), Formal Coverage Analyzer (FCA) and Automatic Extraction of Properties (AEP), Synopsys VC Formal has delivered faster property convergence for ST’s many different use cases. VC Formal’s broad portfolio of formal assertion IPs, led to the discovery of a significant number of pre-silicon bugs, enabling ST to deliver more designs in less time, without compromising quality. The native integration of VC Formal with Synopsys VCS functional verification solution and Verdi’s industry leading debug engines, allows design and verification teams to easily leverage formal technologies and automate root cause analysis of formal results. Additionally, the native integration of robust coverage engines of VCS in VC Formal, facilitates easy insertion of formal analysis into the existing verification environment.

“We have long collaborated with industry leaders on the delivery of comprehensive static and formal verification solutions for advanced SoCs,” said Mo Movahed, vice president of R&D in the Synopsys Verification Group. “Throughout these collaborations, we continue to build advanced formal verification solutions that integrate easily into verification flows and methodologies, enabling faster time to market.”

For more information on VC Formal, please visit our blog at https://blogs.synopsys.com/informal-chat/

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Enabling IoT with DECT NR+, the Non-Cellular 5G Standard
In the ever-expanding IoT market, there is a growing need for private, low cost networks. In this episode of Chalk Talk, Amelia Dalton and Heidi Sollie from Nordic Semiconductor explore the details of DECT NR+, the world’s first non-cellular 5G technology standard. They investigate how this self-healing, decentralized, autonomous mesh network can help solve a variety of IoT connectivity issues and how Nordic is helping designers take advantage of DECT NR+ with their nRF91 System-in-Package family.
Aug 17, 2023
31,202 views