industry news
Subscribe Now

STMicroelectronics’ Sigfox™ Embedded Software for STM32 Microcontrollers Boosts Connectivity Choices for IoT-Device Developers

Geneva, February 23, 2018 — STMicroelectronics has extended its STM32 software ecosystem with a Sigfox™ package that simplifies development and gives extra flexibility to connect Internet-of-Things (IoT) devices to long-range, low-power wireless networks.
 
The new X-CUBE-SFOX package is ready to use with ST’s B-L072Z-LRWAN1 Discovery Kit, which is already LoRa™ enabled through I-CUBE-LRWAN embedded software. Developers can now work with either of these established Low-Power Wide Area Network (LPWAN) technologies on the same hardware, and create products that can use the two protocols individually or alternatively. The Discovery Kit features the Murata CMWX1ZZABZ-091 module powered by an STM32L072 microcontroller, a sub-GHz radio transceiver SX1276 from Semtech, and is expandable via Arduino headers to add sensors or other IoT-device functions and capabilities.
 
X-CUBE-SFOX contains a complete set of Sigfox libraries and application examples for the STM32L0, and can be ported to other microcontrollers in the STM32 family. With over 700 STM32 variants, from ultra-low-power to high-performance lines, developers can leverage unrivaled flexibility to optimize the performance and features of IoT devices that take advantage of Sigfox services including basic connectivity, radio recognition, and GPS-free location. The software’s low memory footprint and efficient CPU utilization minimize demand for system resources, helping to lower bill-of-materials (BOM) costs and power consumption.
 
The X-CUBE-SFOX software can be downloaded free of charge from www.st.com/x-cube-sfox. The B-L072Z-LRWAN1 Discovery Kit is available now, priced $46.50.
 

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
20,207 views