Geneva, October 16, 2019 — STMicroelectronics has released the next generation of its STPay system-on-chip (SoC) payment solution, leveraging state-of-the-art technology to increase contactless performance and protection, reduce power demand, and significantly improve the user experience.
October 17, 2019
The new STPay-Topaz family solution comes ready for embedding in smartcards, loaded with payment applications running on certified JavaCard platform, and meeting all required security and payment-scheme certifications. As the first such device manufactured in 40nm Flash technology, it is based on the ST31P450 secure microcontroller with cyber-protection, which includes the latest Arm® SecurCore® SC000™ 32-bit RISC core and cryptographic accelerators to block advanced forms of attack.
Support for a wide range of international and domestic payment schemes simplifies product management for card developers, enabling deployment in numerous markets worldwide. These include the global Visa, Mastercard, Amex, Discover, JCB, and CUP payment schemes, as well as domestic schemes including Brazil’s Elo, India’s RuPay, Interac in Canada, BankAxept in Norway, eftpos Payments Australia, and Thai Bankers Association. MIFARE Classic®, MIFARE Plus® and MIFARE® DESFire® libraries and Calypso®* are also proposed as an option, when transportation applets are required along with a banking applet.
STPay-Topaz is available as sawn wafers or micro-modules, and in contactless, or dual-interface configurations qualified with a wide range of industry-standard inlay and antenna technologies for easy integration in plastic cards. The STPay ecosystem includes tools, sample scripts, and support by local ST engineers to assist script development, validation, and personalization, ensuring optimum flexibility and fast time to market.
Samples of STPay-Topaz-1, the first product of the STPay-Topaz family, are available now. Please contact your local ST sales office for pricing options and sample requests.
Please visit www.st.com/stpay-topaz for further information.
featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...