industry news
Subscribe Now

ST Launches Open Innovation Challenge: Promotes Full Range of STM32 Open Development Environment to French Start-ups

 

  • ST cooperates with Business France to boost creativity and start-up culture
  • High-value top prize includes working space, coaching, and access to technology
  • Challenge kicks off at CES 2019

 

Geneva, December 20, 2018 – STMicroelectronics (NYSE: STM), a global semiconductor leader serving customers across the spectrum of electronics applications, is launching an “Open Innovation Challenge” for startups (“Challenge”) during the upcoming CES 2019. The effort, based on ST’s full product portfolio including the flagship STM32 microcontroller platform, is aimed to promote ST technology and solutions to founders and developers of French Tech startups in France and overseas. In addition, the Challenge offers development and promotional expertise from Business France and crowd-rating and evaluation technology from Wirate.
 
The Challenge requires registration by May 31, 2019 and submission of several supporting elements to allow evaluation of the project. The Challenge excludes submitted applications in the automotive, aerospace and space domains.
 
Among the required parts of a final submission are a presentation or video pitch that describes the project; a summary of the names, backgrounds, and roles of the project team; a roadmap/plan for development; and a site URL with at least the basics of a company web site. In June 2019, a jury of executives from ST will select and announce one Challenge Champion based on an evaluation for all submitted innovations and technical approaches, as well as each project’s sustainability, market potential, and originality.
 
The Challenge Champion will receive tangible and intangible benefits worth more than €50,000, including:

 

  • Free working space at selected ST sites in France for 2 years;
  • Special access and coaching from business and technical STM32 experts;
  • Preferential commercial agreements on ST components for first orders;
  • Features and benefits of the STM32 ecosystem, which include the ST development platform — Nucleo boards, Discovery kits, and expansion & IoT boards that deliver everything to help startups launch prototypes;
  • Access to the ST design community; which can provide feedback and guidance on all manner of development, in addition to broad exposure to the wider STM32 community;
  • Certification for the ST Partner Program;
  • Opportunities with ST partners, including guidance to industrialize the products designed for the Challenge.

 

Participants must register before May 31, 2019 on the STM32 Open Innovation Challenge webpage, managed by Wirate.co. Results will be announced in June 2019.
 
For more information about the Challenge, please contact stm32emea@st.com or join us at CES, Las Vegas on Business France booth (Eureka Park, Hall G, Sands Expo) on January 9, 2019 starting at 5:45 pm (local time).
 
STM32 is a registered and/or unregistered trademark of STMicroelectronics International NV or its affiliates in the EU and/or elsewhere. In particular, STM32 is registered in the US Patent and Trademark Office.
About STMicroelectronics
ST is a global semiconductor leader delivering intelligent and energy-efficient products and solutions that power the electronics at the heart of everyday life. ST’s products are found everywhere today, and together with our customers, we are enabling smarter driving and smarter factories, cities and homes, along with the next generation of mobile and Internet of Things devices.
By getting more from technology to get more from life, ST stands for life.augmented.
 
In 2017, the Company’s net revenues were $8.35 billion, serving more than 100,000 customers worldwide. Further information can be found atwww.st.com.

One thought on “ST Launches Open Innovation Challenge: Promotes Full Range of STM32 Open Development Environment to French Start-ups”

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
17,866 views