industry news
Subscribe Now

Silicon Labs Strengthens Isolated Gate Driver Portfolio

New isolated gate drivers cut latency by 50% while significantly increasing transient immunity

AUSTIN, Texas – October 13, 2020 – Silicon Labs (NASDAQ: SLAB), a leading provider of silicon, software and solutions, today introduces new Si823Hx/825xx isolated gate drivers offering an uncontested combination of faster and safer switching, low latency and high noise immunity capabilities that enable a compact PCB design for closer placement of the device to power transistors. New advancements in these gate drivers help power converter designers meet or exceed increasing energy efficiency standards and size constraints while enabling the use of emerging technologies such as SiC, GaN and fast Si FETs.

“Power converter designers in the automotive, industrial and renewable energy markets are managing a dynamic environment with emerging energy efficiency standards and new technology options, while also meeting continued demands for both safety and power,” said Brian Mirkin, vice president and general manager of Power Products at Silicon Labs. “Our new isolated gate drivers deliver the high-performance capabilities power engineers need to meet and exceed industry requirements, including an extended input voltage range, lower latency, high noise immunity, and rapid switching abilities.”

Silicon Labs’ isolated gate driver technology is used across a variety of power applications, including power supplies for data centers, micro inverters for solar power, traction inverters for the automotive market and industrial power supplies.

Differentiated features of the Si823Hx/825xx family are specifically configured to support the needs of designers working in challenging power environments. This Silicon Labs family offers a unique booster device to provide a higher source current for faster FET turn-on. The symmetric 4 A sink/source capabilities mean the source current is almost double that of previous generation drivers, which helps to reduce switching losses. The new isolated gate drivers cut latency in half with a maximum propagation delay of 30 ns that reduces the feedback loop delay for higher system efficiency. The drivers also provide transient noise immunity improvements, ensuring robust operation in inherently noisy environments. Extended input voltage range (VDDIH), from 4.5 to 20 V, allows for direct interface with the power rail of typical analog controllers.

Since space constraints are critical, the Si823Hx/Si825xx has several package options. A compact driver is now available in an 8-pin package versus comparable 16-pin package alternatives, reducing system size and cost. Other new upgraded features include over-temperature protection, which triggers the drivers to automatically shut off when temperatures get too hot. Additional safety features include dead time, overlap protection, and input noise de-glitch to maximize safety.

The new Silicon Labs Si823Hx/825xx isolated gate drivers are planned to be available in automotive grade in Q4 of 2020. The single Si823H9x-IS isolated gate drivers are priced at $1.89 each (USD) in 1,000-unit quantities. The HS/LS Si825xx-IS3 (20 V VDDIH) drivers are priced at $2.92 each in 1,000-unit quantities. For more information, go here.

About Silicon Labs

Silicon Labs (NASDAQ: SLAB) is a leading provider of silicon, software and solutions for a smarter, more connected world. Our award-winning technologies are shaping the future of the Internet of Things, Internet infrastructure, industrial automation, consumer and automotive markets. Our world-class engineering team creates products focused on performance, energy savings, connectivity and simplicity.

Leave a Reply

featured blogs
Oct 21, 2020
We'€™re concluding the Online Training Deep Dive blog series, which has been taking the top 15 Online Training courses among students and professors and breaking them down into their different... [[ Click on the title to access the full blog on the Cadence Community site. ...
Oct 20, 2020
In 2020, mobile traffic has skyrocketed everywhere as our planet battles a pandemic. saw nearly double the mobile traffic in the first two quarters than it normally sees. While these levels have dropped off from their peaks in the spring, they have not returned to ...
Oct 19, 2020
Have you ever wondered if there may another world hidden behind the facade of the one we know and love? If so, would you like to go there for a visit?...
Oct 16, 2020
[From the last episode: We put together many of the ideas we'€™ve been describing to show the basics of how in-memory compute works.] I'€™m going to take a sec for some commentary before we continue with the last few steps of in-memory compute. The whole point of this web...

featured video

Better PPA with Innovus Mixed Placer Technology – Gigaplace XL

Sponsored by Cadence Design Systems

With the increase of on-chip storage elements, it has become extremely time consuming to come up with an optimized floorplan with manual methods. Innovus Implementation’s advanced multi-objective placement technology, GigaPlace XL, provides automation to optimize at scale, concurrent placement of macros, and standard cells for multiple objectives like timing, wirelength, congestion, and power. This technology provides an innovative way to address design productivity along with design quality improvements reducing weeks of manual floorplan time down to a few hours.

Click here for more information about Innovus Implementation System

featured Paper

New package technology improves EMI and thermal performance with smaller solution size

Sponsored by Texas Instruments

Power supply designers have a new tool in their effort to achieve balance between efficiency, size, and thermal performance with DC/DC power modules. The Enhanced HotRod™ QFN package technology from Texas Instruments enables engineers to address design challenges with an easy-to-use footprint that resembles a standard QFN. This new package type combines the advantages of flip-chip-on-lead with the improved thermal performance presented by a large thermal die attach pad (DAP).

Click here to download the whitepaper

Featured Chalk Talk

Benefits of FPGAs & eFPGA IP in Futureproofing Compute Acceleration

Sponsored by Achronix

In the quest to accelerate and optimize today’s computing challenges such as AI inference, our system designs have to be flexible above all else. At the confluence of speed and flexibility are today’s new FPGAs and e-FPGA IP. In this episode of Chalk Talk, Amelia Dalton chats with Mike Fitton from Achronix about how to design systems to be both fast and future-proof using FPGA and e-FPGA technology.

Click here for more information about the Achronix Speedster7 FPGAs