industry news
Subscribe Now

Silexica’s New SLX FPGA 2020.4 Ushers in a New Level of Usability

San Jose, CA – January 11, 2021 – Silexica ( has announced the release of SLX FPGA 2020.4 to expand the adoption of high-level synthesis (HLS) for FPGA designs. This release includes a new interactive, task-based flow that walks HLS users through the design flow from start to finish. The task-based flow recommends next steps and possible analysis results relevant to the user at each step in the flow. In addition, SLX FPGA 2020.4 incorporates optimizations to the profiling capability that allow designers to understand the execution costs from an FPGA implementation vs a CPU implementation and quickly identify bottlenecks, improving time-to-market. 

The release of SLX FPGA 2020.4 represents another significant step forward in bridging the gap between software development and designing an FPGA,” said Jordon Inkeles, VP of Product at Silexica. “SLX FPGA 2020.4 includes major improvements towards usability to help users achieve better results in less time. By providing deeper insights into the HLS flow and guidance to the user, the new release lowers the barriers of HLS adoption.”

SLX FPGA 2020.4 also includes support for the new SLX Plugin, the first commercially available plugin to expand the capabilities of Xilinx’s Vitis Unified Software Platform. The SLX Plugin is designed to further expand the reach of FPGAs for software developers, enabling the addition of new pragmas and compiler optimizations when designing for FPGAs using HLS. When combining SLX FPGA with automatic pragma insertion and the new SLX Plugin providing new pragmas, new levels of performance and area optimization can be achieved in hardware from C/C++ specifications. 

New features and enhancements to SLX FPGA 2020.4 include:

  • A new interactive, task-based flow which provides a significantly improved user flow to expand the adoption of the HLS-based FPGA design.
  • Improvements in the profiling capability to help designers quickly identify and remove bottlenecks.  
  • Support for the SLX Plugin enabling the automatic insertion of new pragmas and compiler optimizations automatically. 
  • Multi-dimensional array support for better performance.
  • Support for Xilinx’s Vitis HLS compiler and a new Vitis HLS Importer to make getting started easier for new projects.
  • Support from Xilinx’s Versal Adaptive Compute Acceleration Platform.

Overcome HLS Challenges with SLX FPGA

Adopting an HLS methodology presents challenges that must be considered and overcome during the design process. SLX FPGA tackles the challenges associated with the HLS design flow, including non-synthesizable C/C++ code, non-hardware aware C/C++ code, detection of application parallelism, and pragma insertion location to help engineers prepare and optimize their C/C++ application code for HLS.  

Sales Inquiry

Please contact us if you are interested in seeing a live demo or exploring an evaluation of SLX FPGA.

About Silexica

Silexica provides software development tools reducing time-to-market of innovative software IP and intelligent products. Enabled by deep software analysis, heterogeneous hardware awareness, and quick design space exploration, the SLX programming tools accelerate the journey from software to application-specific hardware systems, democratizing accelerated computing.

Founded in 2014, Silexica is headquartered in Germany with offices in the US and Japan. It serves innovative companies in the automotive, robotics, wireless communications, aerospace, and financial industries and has received $28M in funding from international investors.

Leave a Reply

featured blogs
May 7, 2021
In one of our Knowledge Booster Blogs a few months ago we introduced you to some tips and tricks for the optimal use of Virtuoso ADE Product Suite with our analog IC design videos . W e hope you... [[ Click on the title to access the full blog on the Cadence Community site. ...
May 7, 2021
Enough of the letter “P” already. Message recieved. In any case, modeling and simulating next-gen 224 Gbps signal channels poses many challenges. Design engineers must optimize the entire signal path, not just a specific component. The signal path includes transce...
May 6, 2021
Learn how correct-by-construction coding enables a more productive chip design process, as new code review tools address bugs early in the design process. The post Find Bugs Earlier Via On-the-Fly Code Checking for Productive Chip Design and Verification appeared first on Fr...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

Introduction to EMI

Sponsored by Texas Instruments

Conducted versus radiated EMI. CISPR-25 and CISPR-32 standards. High-frequency or low-frequency emissions. Designing a system to reduce EMI can be overwhelming, but it doesn’t have to be. Watch this video to get an overview of EMI causes, standards, and mitigation techniques.

Click here for more information

featured paper

How to solve two screenless TV design challenges

Sponsored by Texas Instruments

The new 4K display chipsets from DLP Products help make screenless TV setup easier and save cost by reducing the number of components required while also adding more advanced image-processing capabilities. The DLP471TP DMD and DLPC6540 controller for small designs and the DLP471TE DMD and DLPC7540 controller for designs above 1,500 lumens help deliver stunning ultra-high resolution displays to the market and take advantage of the rapid expansion in the availability of 4K content.

Click here to read

featured chalk talk

Automotive Infotainment

Sponsored by Mouser Electronics and KEMET

In today’s fast-moving automotive electronics design environment, passive components are often one of the last things engineers consider. But, choosing the right passives is now more important than ever, and there is an exciting and sometimes bewildering range of options to choose from. In this episode of Chalk Talk, Amelia Dalton chats with Peter Blais from KEMET about choosing the right passives and the right power distribution for your next automotive design.

Click here for more information about KEMET Electronics Low Voltage DC Auto Infotainment Solutions