industry news
Subscribe Now

Silexica Extends Collaboration with Mentor for High-Level Synthesis

San Jose, CA – October 15, 2020 – Silexica (silexica.com) has announced that they will be presenting in a Virtual HLS Seminar Series in October 2020 organized by Mentor, a Siemens business. Silexica’s SLX empowers software and hardware engineers to deeply analyze C/C++ algorithms for high-level synthesis (HLS) implementation in ASIC and FPGA designs to make better decisions and further accelerate performance. Silexica joined Mentor’s OpenDoor™ partner program in 2019 and participated in the first virtual seminars for Europe and North-America  in May 2020 to advance HLS adoption in FPGAs and ASICs.

“As an ecosystem partner, Silexica’s SLX Tool Suite helps Catapult customers develop high-performance synthesis solutions for FPGAs or ASIC IP, significantly improving design productivity,” said Ellie Bruns, Director of Marketing, Calypto Systems, Mentor Graphics, a Siemens business. “We’re excited to have Silexica partner and present at Mentor’s Virtual HLS Seminar Series demonstrating how they can help make it even easier to go from software to optimized hardware accelerators.”

Event:

Mentor HLS Seminar Series – How to Use HLS to Optimize Your AI/ML, Vision and Smart IoT Applications for Performance and Power/Energy

Date & Time:

South Korea: October 14 – 15, 2020, 9:00 am – 12:00 pm (Korean time – GMT +9)

China: October 20 – 23, 2020, 10:00 am – 12:00 pm (Chinese time – GMT +8)

Japan: October 27 – 28, 2020, 9:30 am – 1:00 pm (Japanese time – GMT +9)

Overcoming the Power Problem with HLS for IoT Applications

Developing an ecosystem and methodology using high-level synthesis (HLS) design to manage complex designs and cutting the time of design of ASICs and FPGAs is a constant challenge for hardware and software engineers. SLX in combination with Catapult™ software HLS platform, provides an HLS design flow and ecosystem for hardware and software engineers to improve performance and support lower uses of power and energy in the design of complex multicore SoCs, ASIC IP, and FPGAs.

“Developing more advanced machine learning/AI for smarter IoT applications for ASICs and FPGAs continues to require deeper application insights, parallelism detection, and memory optimization to reduce design times,” said Jordon Inkeles, Vice President of Product, Silexica. “Being part of Mentor’s Catapult HLS ecosystem to develop an effective HLS methodology are challenges we are committed to solving so that our customers and partners can develop innovative products.”

About Silexica

Silexica provides software development tools reducing time-to-market of innovative software IP and intelligent products. Enabled by deep software analysis, heterogeneous hardware awareness and quick design space exploration, the SLX programming tools accelerate the journey from software to application-specific hardware systems, democratizing accelerated computing.

Founded in 2014, Silexica is headquartered in Germany with offices in the US and Japan. It serves innovative companies in the automotive, robotics, wireless communications, aerospace, and financial industries and has received $28M in funding from international investors.

Note: A list of relevant Siemens trademarks can be found here.

Leave a Reply

featured blogs
May 7, 2021
In one of our Knowledge Booster Blogs a few months ago we introduced you to some tips and tricks for the optimal use of Virtuoso ADE Product Suite with our analog IC design videos . W e hope you... [[ Click on the title to access the full blog on the Cadence Community site. ...
May 7, 2021
Enough of the letter “P” already. Message recieved. In any case, modeling and simulating next-gen 224 Gbps signal channels poses many challenges. Design engineers must optimize the entire signal path, not just a specific component. The signal path includes transce...
May 6, 2021
Learn how correct-by-construction coding enables a more productive chip design process, as new code review tools address bugs early in the design process. The post Find Bugs Earlier Via On-the-Fly Code Checking for Productive Chip Design and Verification appeared first on Fr...
May 4, 2021
What a difference a year can make! Oh, we're not referring to that virus that… The post Realize Live + U2U: Side by Side appeared first on Design with Calibre....

featured video

The Verification World We Know is About to be Revolutionized

Sponsored by Cadence Design Systems

Designs and software are growing in complexity. With verification, you need the right tool at the right time. Cadence® Palladium® Z2 emulation and Protium™ X2 prototyping dynamic duo address challenges of advanced applications from mobile to consumer and hyperscale computing. With a seamlessly integrated flow, unified debug, common interfaces, and testbench content across the systems, the dynamic duo offers rapid design migration and testing from emulation to prototyping. See them in action.

Click here for more information

featured paper

Keys to quick success using high-speed data converters

Sponsored by Texas Instruments

Hardware designers using modern high-speed data converters face tough challenges. Issues might include connecting with your field-programmable gate array (FPGAs), being confident that your first design pass will work, or determining how to best model the system before building it. In this article, Texas Instruments takes a closer look at each of these challenges.

Click to read more

Featured Chalk Talk

Transforming 400V Power for SELV Systems

Sponsored by Mouser Electronics and Vicor

Converting from distribution-friendly voltages like 400V down to locally-useful voltages can be a tough engineering challenge. In SELV systems, many teams turn to BCM converter modules because of their efficiency, form factor, and ease of design-in. In this episode of Chalk Talk, Amelia Dalton chats with Ian Masza of Vicor about transforming 400V into power for SELV systems.

Click here for more information about Products by Vicor