industry news
Subscribe Now

Silex Insight extends their AES-GCM Crypto Engine offering by introducing an ultra-low latency version for PCI Express 5.0 and Compute Express Link 2.0

Silex Insight, a leading provider for flexible security IP cores, announces today a complete family (3 variants) of their NIST-compliant AES-GCM crypto engines by adding an ultra-low latency version to their portfolio to serve high-performance computing (HPC) SoCs using the PCI Express® (PCIe®) 5.0 architecture or Compute Express Link (CXL) 2.0 interface.

The AES-GCM ultra-low latency crypto engine is targeted for CXL link encryption with an implementation of the AES-GCM algorithm compliant with the NIST SP 800-38D standard. The unique architecture enables high throughput while maintaining an optimal resource usage.

The AES-GCM is the only authenticated encryption algorithm recommended by NIST supporting 64 GB/s. In addition, it also offers zero latency for on the encryption/decryption path.

One of many new great features that comes with CXL 2.0 is the support for single level switching to enable fan-out to multiple devices. This will enable many devices in a platform to migrate to CXL, while maintaining the backward compatibility and the low-latency characteristics of CXL.

All 3 AES-GCM crypto engine variants from Silex Insight accommodate the different market needs;

AES-GCM Ultra-low latency: CTR, GCM/GMAC cipher modes with ultra-low latency while maintaining an optimal resource usage. Ideal for CLX 2.0, PCIe 5.0.

AES-GCM Multi-booster: CTR, GCM/GMAC cipher modes with high throughput while maintaining an optimal resource usage. Ideal for MACsec/IPsec/TLS, optical transport, broadband access, WPA3 support.

AES-GCM Multi-purpose: The solution suitable for a wide range of low-cost applications supporting all cipher modes. Ideal for wireless and wired communications, digital cinema, DRM, encrypted data storage, industrial, cloud computing, defence, automotive, general MCU’s.

“We see a clear trend that embedded security is included in more and more products already from the design phase. By adding the AES-GCM Ultra-low latency IP to our portfolio, we make life easier for our customers while ensuring that their deployments are both secure and scalable with the extreme low latency needed for PCIe 5/CXL interface. It can also be used in combination with our Root-of-Trust (eSecure) to offer a full security solution”, said Sébastien Rabou, Security Division Director of Silex Insight. “By extending our offering, we ensure that all our customers can design their applications according to their needs and at the same time being future-proof and ensuring compatibility with state-of-the-art consumer devices and software”.

 

The AES-GCM Ultra-low latency crypto engine from Silex Insight has proven to be effective as some selected customers have already done the implementation into their designs. As of today, it is now available to everyone who needs to serve high-performance computing (HPC) SoCs using the PCIe 5.0 architecture or CXL 2.0 interface. For more information, please visit www.silexinsight.com/aes-gcm-ultra-low-latency.

 

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Optimize Performance: RF Solutions from PCB to Antenna
Sponsored by Mouser Electronics and Amphenol
RF is a ubiquitous design element found in a large variety of electronic designs today. In this episode of Chalk Talk, Amelia Dalton and Rahul Rajan from Amphenol RF discuss how you can optimize your RF performance through each step of the signal chain. They examine how you can utilize Amphenol’s RF wide range of connectors including solutions for PCBs, board to board RF connectivity, board to panel and more!
May 25, 2023
37,664 views