industry news
Subscribe Now

Silanna Semiconductor Adds Feature-Rich DSPs to Configurable Plural ADC Family

DSP integration in new 12- to 16-bit family of data converters reduces system load, improves SNR, and lowers system costs

SAN DIEGO, CA: January 5th, 2026 Silanna Semiconductor today announced it has integrated a feature-rich DSP into its Plural™ family of high-speed, low-power ADCs.

All Plural analog-to-digital converters have been designed using the company’s proprietary ResolutionEngine™ data converter core, which enables the devices to be factory configured to create each SKU from a standard die. This approach allows Silanna to access greater economies of scale and deliver lower-cost devices with more secure supply chains, shorter lead times and no need to end-of-life customer configurations.

The integration of a DSP brings several functions on-chip, including decimation, digital down-conversion (DDC), interleaving, and IQ-mismatch correction. These would traditionally be undertaken by an FPGA and bringing them on-chip frees those resources, reduces system complexity and lowers the total system cost.

The Plural-DSP lineup includes 12-, 14-, and 16-bit resolution devices, with sampling rates ranging from 5 to 250 MSPS. They are intended for use in signal-chain and test-and-measurement applications across industrial, military, medical, communications markets.

“The new Plural-DSP ADC family builds on the cost and supply-chain-security benefits of our original line-up to let engineers also perform signal conditioning and channel correction directly on the converter,” said Randy Wayland, VP of Data Converter Products at Silanna. “This approach allows designers to optimize output bandwidth, improve signal-to-noise ratio, reduce system calibration overhead and better use existing resources to create additional functionality.”

Like the original lineup of Plural ADCs, the new DSP-enabled family of data converters combine a pipeline ADC core with on-chip reference and clock management circuitry and support LVDS and CMOS outputs. Additionally, the DSP-enabled ADCs include serial port control (3-wire SPI compatible), come in a range of package sizes from 5×5 to 9×9 mm, and have an operational temperature range of -40 to +85°C, with an extended temperature range available now.

The DSP Plural ADC product family and EVKs are available now through Silanna’s authorized network of distributors.

To register interest, download specifications, and order samples, please visit https://silannasemi.com/adcs/.

About Silanna Semiconductor

Silanna Semiconductor develops and manufactures best-in-class analog technologies. This includes the company’s first FirePower™ Laser Firing ICs with integrated power converter and laser driver on a single chip, and Plural™ ADCs the market’s most adaptable and affordable ADC data converters.

Data Converters:

Silanna Plural™ ADCs redefine data converter affordability and supply chain reliability by creating multiple, preconfigured SKUs from a proprietary chip design. Instead of hundreds of single-purpose ADCs, the Plural platform’s configurability dramatically increases production scale to lower prices, decrease time to market, and eliminate capacity constraints versus legacy ADCs.

Specialty Analog – Laser Drivers:

FirePower™ is the first high-performance laser driver design to integrate power, firing and fault sensing functions into a single chip. This frees up board space while delivering performance and cost savings to accelerate future laser and LiDAR innovation. FirePower™ technology enables finely adjusted power output and pulse width to ensure the highest level of precision and safety in a variety of devices.

silannasemi.com

silannasemi.com/adcs

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Want early design analysis without simulation?

Sponsored by Siemens Digital Industries Software

Traditional verification methods are failing today's complex IC designs, which require a proactive, early-stage analysis approach. A shift-left methodology addresses IP block integration challenges and the limitations of traditional simulation and ERC tools. Insight Analyzer detects hard-to-find leakage issues across power domains, enabling early analysis without full simulation. Identify inefficiencies earlier to reduce rework, improve reliability, and enhance power performance.

Click to read more!

featured chalk talk

What’s Driving Zephyr’s Momentum
In this episode of Chalk Talk, Brendon Slade from NXP and Amelia Dalton explore what Zephyr makes unique, how it compares to other RTOS options, and how its design philosophy enables developers to scale from simple prototypes to production-ready systems with confidence.
May 4, 2026
3,592 views