industry news
Subscribe Now

Sensera further expands fabrication capabilities with dicing, wafer bonding and electroplating technologies

Sensera Inc. (ASX: SE1), a leading provider of MEMS devices and Internet of Things (IoT) solution provider that delivers sensor-based products transforming real-time data into meaningful information, action and value, is pleased to announce it has acquired and qualified additional thin-film processing equipment including a dicing saw, a wafer bonder and an electroplating cell to meet the growing customer demand in this segment.

“We are very pleased to be able to expand our production capabilities, closely aligning ourselves with growing customer demand. This new production equipment substantially broadens our existing tool set and enables greater vertical integration and process control,” said Tim Stucchi, GM/COO of the Sensera MicroDevices Division.

The new dicing saw operates in either fully-automatic or semi-automatic mode for full wafer and custom cuts, featuring a positional accuracy down to 1μm and a cutting speed of 300 mm/sec. It supports small pieces and allows for custom shaping of silicon, sapphire, Pyrex, quartz, ceramics and metals.

Operating under high vacuum, precisely controlled temperature and high-pressure conditions,  the new wafer bonder facilitates extremely demanding applications. Eutectic, thermal compressive, adhesive and anodic bonding processes with a wafer alignment accuracy of 2 μm have been smoothly integrated into Sensera’s qualified processes, thus enabling the company to offer many wafer level packaging (WLP) solutions to its current and future customers in multiple applications and market spaces:

  • Microfluidic devices for bio-analysis, medical research and drug development
  • Pressure sensors for human implantable surgical devices
  • Precision accelerometer and gyroscope devices for geo-positioning
  • Micro-mirror devices for laser based Automotive self-driving applications

The wafer bond chamber is configurable to process small coupons (from ~10 mm2) and wafer diameters from  25 mm (1”) up to 200 mm (8″).

The electroplating cell is able to plate and electroform wafers or discreet parts up to a size of 200 mm (8″). Typical applications include MEMS, Integrated Circuits (IC) on silicon, gallium arsenide and similar glass-type substrates. Sensera’s qualified processes achieve exceptionally low residual stress and enable tight thickness uniformity control.

“To drive down cycle times, improve quality control and reduce costs, our fab requires ongoing capability upgrades,” stated Ralph Schmitt, CEO of Sensera Inc. “Our objective here is to bring previously outsourced processes back in-house and to expand our internal capability to develop and produce complex MEMS products and solutions. The new dicer, bonder and electroplating cell are just some of the essential steps required to enable innovative development programs and commercial volume customer shipments.”

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
13,371 views