industry news
Subscribe Now

SEGGER introduces new Open Flashloader for direct programming of any RISC-V system

Monheim am Rhein, Germany – January 29th, 2021

SEGGER just released a new Open Flashloader for RISC-V systems. The template, which can be adjusted to fit any RISC-V system, allows engineers to write flash loaders which fit into just 2kB of RAM.

This enables J-Link debug probes to download directly and easily into the flash memory of a RISC-V Microcontroller or SoC. At the same time it provides a solution for mass production programming using the Flasher series of flash programmers.

These flash loaders work with any software supporting J-Link, from simple command line programs such as J-Link Commander, to debuggers such as GDB or SEGGER’s Ozone, or more production-oriented utilities such as J-Flash, and development tools such as Embedded Studio. The J-Link GDB Server enables the use of GDB, Eclipse and any debugger supporting the GDB protocol.

When debugging with the J-Link Plus, Ultra+ or PRO models, an unlimited number of breakpoints in flash memory are available.

“We are seeing RISC-V gain more and more traction in the market, especially in China,” says Rolf Segger, founder of SEGGER. “Now even very small RISC-V systems can be programmed at blistering speed using SEGGER J-Link and Flasher. I think the convenience and performance of J-Link is industry leading, boosting developer productivity. With J-Link debugging and flash programming, a complete ecosystem of tools is available.”

Any qualified engineer can write a flash loader for J-Link and RISC-V, usually within a day or two. SEGGER also offers the service of writing flash loaders for particular devices where desired. Proven flash loaders can be added to the J-Link software, so that they will simply work out of the box.

More information on J-Link and Open Flashloaders can be found here:
https://www.segger.com/products/debug-probes/j-link/
https://www.segger.com/products/debug-probes/j-link/technology/flash-download/#adding-support-for-new-devices-open-flashloader

###

About SEGGER
SEGGER Microcontroller has over twenty-five years of experience in Embedded Computer Systems, producing state-of-the-art software libraries, and offering a full set of hardware tools (for development and production) and software tools.

SEGGER provides an RTOS plus a complete spectrum of software libraries including communication, security, data compression and storage, user interface software and more. Using SEGGER software libraries gives developers a head start, benefiting from decades of experience in the industry.

SEGGER’s professional software libraries and tools for Embedded System development are designed for simple usage and are optimized for the requirements imposed by resource-constrained embedded systems. The company also supports the entire development process with affordable, high-quality, flexible, easy-to-use tools.

The company was founded by Rolf Segger in 1992, is privately held, and is growing steadily. SEGGER also has a U.S. office in the Boston area and branch operations in Silicon Valley and the UK, plus distributors on most continents, making SEGGER’s full product range available worldwide.

Why SEGGER?
In short, SEGGER has a full set of tools for embedded systems, offers support through the entire development process, and has decades of experience as the Embedded Experts.

In addition, SEGGER software is not covered by an open-source or required-attribution license and can be integrated in any commercial or proprietary product, without the obligation to disclose the combined source.

Finally, SEGGER offers stability in an often volatile industry making SEGGER a very reliable partner for long-term relationships.

For additional information please visit: www.segger.com

Leave a Reply

featured blogs
Apr 14, 2021
By Simon Favre If you're not using critical area analysis and design for manufacturing to… The post DFM: Still a really good thing to do! appeared first on Design with Calibre....
Apr 14, 2021
You put your design through a multitude of tools for various transformations. Going back to formal verification in between every change to rely on your simulation tools can be a rigorous approach,... [[ Click on the title to access the full blog on the Cadence Community site...
Apr 14, 2021
Hybrid Cloud architecture enables innovation in AI chip design; learn how our partnership with IBM combines the best in EDA & HPC to improve AI performance. The post Synopsys and IBM Research: Driving Real Progress in Large-Scale AI Silicon and Implementing a Hybrid Clo...
Apr 13, 2021
The human brain is very good at understanding the world around us.  An everyday example can be found when driving a car.  An experienced driver will be able to judge how large their car is, and how close they can approach an obstacle.  The driver does not need ...

featured video

Learn the basics of Hall Effect sensors

Sponsored by Texas Instruments

This video introduces Hall Effect, permanent magnets and various magnetic properties. It'll walk through the benefits of Hall Effect sensors, how Hall ICs compare to discrete Hall elements and the different types of Hall Effect sensors.

Click here for more information

featured paper

From Chips to Ships, Solve Them All With HFSS

Sponsored by Ansys

There are virtually no limits to the design challenges that can be solved with Ansys HFSS and the new HFSS Mesh Fusion technology! Check out this blog to know what the latest innovation in HFSS 2021 can do for you.

Click here to read the blog post

featured chalk talk

Accelerating Physical Verification Productivity Part Two

Sponsored by Synopsys

Physical verification of IC designs at today’s advanced process nodes requires an immense amount of processing power. But, getting your design and verification tools to take full advantage of the compute resources available can be a challenge. In this episode of Chalk Talk, Amelia Dalton chats with Manoz Palaparthi of Synopsys about dramatically improving the performance of your physical verification process. 

Click here for more information about Physical Verification using IC Validator