industry news
Subscribe Now

Scenera and Blaize® Demonstrate Scenera’s AI Topology Management Service (SATM) for Hybrid Cloud Solutions, in Collaboration with Marketplace on AITRIOS™, at ISC West 2023

MAIstro utilizes Blaize-powered edge and cloud AI computing platforms in retail and facility management applications for end users

Palo Alto, CA (Mach 27, 2023) — Scenera and Blaize® are showcasing Scenera’s MAIstro AI Topology Manager (SATM) as a part of Sony Semiconductor Solutions’ Marketplace on AITRIOS™ at the International Security Conference & Exposition (ISC West) 2023 in Las Vegas from March 28-31.

MAIstro provides customers with distributed and balanced AI analytics that can be carried out across both edge devices and the cloud. This system makes use of customer-driven machine learning operations (MLOps) for retraining AI models with their own data. Furthermore, customers can create event and data dashboards to support their business intelligence applications.

AITRIOS is an edge AI sensing platform that enables retailers and development partners to deploy visual AI solutions at scale, and MAIstro’s smart building applications and real-time event detection capabilities will be powered by Blaize’s edge and cloud computing platforms offered industry-wide globally.

Scenera’s MAIstro and SSS’s Marketplace on AITRIOS™ solution, both powered by Blaize can be experienced at Booth #32075 located in the Emerging Tech Pavilion at ISC West this year.

“Customers in retail and facility management industries are seeking hybrid cloud solutions for their AIoTs with balanced performance in accuracy, latency and cost. The solution offered by Scenera and Blaize effectively addresses customers’ needs,” said Eita Yanagisawa of Sony Semiconductor Solutions Corporation. “This offering will be available from marketplace on AITRIOS™ for customers in multiple industries globally.”

Blaize’s technology can power both edge and cloud computing platforms, which offers a solution for SSS and its customers to achieve cost-effective and high-performance IoT event and data management systems. With Blaize’s balanced AI analytic computing, MAIstro provides customized machine learning operations workflows that can be tailored to retrain and optimize analytics, thereby increasing efficiency.

”The Blaize Graph Streaming Processor (GSP®) and Blaize AI Studio™ enable video analytics solutions providers, such as Scenera, to benefit from state-of-the-art technology at the lowest total cost of ownership, with the added flexibility of deployment in both edge and cloud environments,” said Dinakar Munagala, CEO and Co-founder of Blaize.  “Blaize’s methodology facilitates optimized tradeoffs between cost and performance for AI workloads. By leveraging this technology, Scenera can achieve an optimal balance of cost and performance for the AI components of their IoTs, event processing, and data management systems.”

About Scenera

Scenera is forging a new standard data platform for the AIoT industry, by combining an open and flexible architecture with an intelligent scene-based data pipeline. The result is a paradigm shift from simple streaming data to rich scene data information that enables new and powerful analytical capabilities. For more information, please visit www.scenera.net.

About Blaize

Blaize is a leading provider of a proprietary purpose-built, full-stack hardware architecture, and low-code, no-code software platform that enables edge AI processing solutions at the network’s edge for computing in multiple large and rapidly-growing markets. For more information, please visit www.blaize.com.

About AITRIOS™

“AITRIOS” is an edge AI sensing platform by Sony Semiconductor Solutions Corporation and AITRIOS is the registered trademarks or trademarks of Sony Group Corporation or its affiliates.

Visit : https://www.sony-semicon.co.jp/e/

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications.
Feb 6, 2024
10,823 views