industry news
Subscribe Now

Samsung SARC Selects Synopsys as Primary Verification Solution for Advanced Mobile Processor Designs

Comprehensive Synopsys Platform Enables Accelerated Verification of High-Performance, Low-Power CPU, GPU and System IP for Mobile SoCs

MOUNTAIN VIEW, Calif., Sept. 5, 2017 /PRNewswire/ — Synopsys, Inc. (NASDAQ: SNPS) today announced that Samsung SARC has selected the Synopsys Verification Continuum™ platform as its primary verification solution for their high-performance, low-power CPU, GPU and system IP designs. Samsung SARC has deployed the Verification Continuum platform for emulation, simulation, verification IP, debug, static verification, formal verification and low-power verification. Synopsys’ leadership position in these critical verification technology areas, combined with native integrations among these products, has enabled Samsung SARC to meet aggressive goals in verification productivity and time-to-market.

“Our mission is to develop the best CPU, GPU and system IP for mobile SoC applications, which requires a highly competitive feature set, excellent overall performance and very low power consumption under extremely tight schedules,” said Keith Hawkins, corporate vice president, Samsung SARC. “Synopsys is uniquely positioned to address the needs of our leading-edge designs with a depth and breadth of verification technologies along with strong domain expertise and excellent technical support.”

With the exponential growth of verification complexity in mobile applications, achieving verification closure requires a broad set of technologies including high-performance emulation, advanced simulation, verification IP, advanced debug, static and formal verification, low-power verification and coverage closure. To address this substantial complexity, Synopsys continues to have the largest R&D investment in verification spanning the entire verification flow. This includes industry-leading ZeBu® emulation, VCS® simulation, VC verification IP, Verdi® advanced debug, SpyGlass® RTL signoff solutions as well as next-generation VC Formal verification solutions. The native integration of these solutions further enables design teams to achieve faster performance, lower power and higher productivity for accelerated verification closure.

“CPU and GPU designs for mobile SoCs have some of the most advanced verification requirements,” said Manoj Gandhi, executive vice president and general manager for the Synopsys Verification Group. “Long-term collaborations with industry leaders in this space have been key to our continued leadership and innovation in verification. Through this partnership with Samsung SARC, we look forward to advancing the state-of-the-art in mobile processor verification.”

About Synopsys


Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 2, 2026
Build, code, and explore with your own AI-powered Mars rover kit, inspired by NASA's Perseverance mission....

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Connecting the World Through Space
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Ryan Jennings from Qorvo and Amelia Dalton explore the critical components and design challenges inherent in LEO satellite infrastructure and how Qorvo’s solutions are enabling the next generation of space-based connectivity. 
Mar 30, 2026
22,782 views