industry news
Subscribe Now

Samsung Accelerates New Product Ramp for 7nm Technology Node Using Synopsys’ Yield Explorer

Comprehensive Yield Learning Platform from Synopsys Enables Close Collaboration with Samsung and Its Fabless Customers During Production Ramp-up of New Products

MOUNTAIN VIEW, Calif., July 2, 2019 /PRNewswire/ —

Highlights:

  • Collaboration between Samsung and Synopsys results in fast product ramp for 10/8/7nm products and establishes a foundation for yield learning for 5/4/3nm technology nodes
  • Secure solution enables Samsung and its fabless customers to work together in identifying systematic yield limiters while maintaining confidentiality of design and fab information
  • Yield Explorer platform uses product design, fab, and test data, along with powerful datamining and visualization techniques, to quickly and accurately identify dominant causes of yield loss

Synopsys, Inc. (Nasdaq: SNPS) today announced successful deployment of Synopsys’ Yield Explorer® yield learning platform for fast ramp-up of new products on Samsung’s advanced FinFET technology nodes. Using the secure data exchange mechanism in Yield Explorer, Samsung is able to share the data required for yield analysis, such as chip design, fab, and test, with its customers while maintaining the confidentiality of proprietary information from each party.

“Our customers expect us to provide fast and cost-effective manufacturing for their products so they can meet demanding market requirements,” said JY Choi, vice president of the Foundry Design Technology Team at Samsung Electronics. “The secure collaboration model using Yield Explorer has greatly helped us to work efficiently with key customers to achieve target production yields quickly. We look forward to expanding this cooperation with Synopsys as we ramp up production on our 5-nanometer technology node.”

“Yield analysis is a complex task which requires collaboration between teams from different organizations. The speed and accuracy of identifying yield limiters is critical to achieving cost-effective high-volume production,” said Howard Ko, general manager of the Silicon Engineering Group at Synopsys. “We are excited to work with Samsung on deploying Yield Explorer to facilitate cooperation with their customers and accelerate new product ramp.”

Synopsys’ Yield Explorer is a comprehensive yield learning platform used by product and yield engineering teams to perform root cause analysis using data from various sources. These sources include:

  • Product design data: layout, netlist, test diagnosis, static timing analysis
  • Fab data: inspection, metrology, wafer acceptance test (WAT)
  • Product test data: Bin, parametric, system-level test

The powerful analysis engine in Yield Explorer employs advanced machine learning and data visualization techniques to deliver high-quality results with a fast turnaround time.

Yield Explorer is available now and is in production use at major semiconductor foundries and fabless customers.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Nov 20, 2019
During ICCAD earlier in the month, there was the 2nd WOSET, which stands for Workshop on Open-Source EDA Technology. I wasn't there but Anton Klotz, who runs the Cadence Academic Network in... [[ Click on the title to access the full blog on the Cadence Community site. ...
Nov 18, 2019
By Srinivas Velivala – Mentor, A Siemens Business MaxLinear implemented the Calibre RealTime Digital interface for fast, iterative signoff DRC during P&R, and shaved weeks off tapeout schedules while meeting PPA targets. Learn how they did it… At the 2019 TSM...
Nov 18, 2019
Dangers of 5G. Thousands of satellites. Radio controlled birds. Smartphones spying on us. And much, much more....
Nov 15, 2019
As we seek to go faster and faster in our systems, heat grows as does the noise from the cooling fans. It is because of this heat and noise, many companies are investigating or switching to submersible cooling (liquid immersion cooling) options. Over the last few years, subme...
Nov 15, 2019
[From the last episode: we looked at how intellectual property helps designers reuse circuits.] Last week we saw that, instead of creating a new CPU, most chip designers will buy a CPU design '€“ like a blueprint of the CPU '€“ and then use that in a chip that they'€™re...