industry news
Subscribe Now

RS Components kickstarts early IoT development on latest PSoC 6 MCUs, with advanced access to Cypress’ PSoC 6 BLE Pioneer Kit

PSoC 6 BLE Pioneer Kit available now to explore the lowest power, most flexible, and most secure solution for the IoT

LONDON, UK, 19 October, 2017 – RS Components (RS), the trading brand of Electrocomponents plc (LSE:ECM), the global distributor for engineers, is making available the Pioneer Kit development platform for the PSoC® 6 MCU from Cypress Semiconductor Corp. (http://uk.rs-online.com/web/b/cypress-semiconductor/) PSoC 6 is purpose-built for the IoT with an ultra-low-power, flexible architecture and integrated security features required for next-generation IoT devices.

The PSoC 6 BLE Pioneer Kit (CY8CKIT-062-BLE) (http://uk.rs-online.com/web/p/processor-microcontroller-development-kits/1367817/) has a PSoC 63 device on-board, with Bluetooth 5 ready to go, creating a powerful launchpad for developing IoT devices. Cypress’ 512 Mb Quad-SPI NOR Flash memory and EZ-PD™ CCG3 USB Type-C controller with power delivery are also available on-board. Smart power options are provided too, with support for a rechargeable LiPo battery and a supercapacitor that can be used as back-up power.

Users can also refine the user interface for their new applications by taking advantage of the on-board capacitive-sensing buttons, sliders and proximity sensor based on Cypress’ CapSense® technology, and the 2.7-inch E-ink display shield (CY8CKIT-028-EPD) included in the pack. This board plugs into the platform’s Arduino UNO v3 shield headers, which simplify additional functional expansion leveraging the extensive Arduino ecosystem.

The PSoC 6 BLE Pioneer Kit contains everything users need to get their applications up and running, including essential software. There is a comprehensive software development kit (SDK) containing header files, start-up code and fully integrated middleware, called the Peripheral Driver Library (PDL). The PDL helps quickly take control of the flexible peripherals of PSoC 6 MCUs.

The new PSoC 6 MCU will also soon be available from RS, for customers to implement their projects developed using the PSoC 6 BLE Pioneer Kit. The PSoC 6 architecture integrates a 150 MHz ARM® Cortex®-M4 core and 100 MHz Cortex-M0+ to allow compute tasks to be assigned efficiently for optimum performance and power. Active power can be as low as 22 µA/MHz on the ARM Cortex-M4 and 15 µA/MHz on the Cortex-M0+ cores, and dynamic voltage and frequency scaling ensures maximum energy efficiency as the load varies.

The devices also feature a hardware-based trusted execution environment (TEE), which addresses IoT security challenges without requiring external memory or a secure element. The PSoC 6 TEE supports state-of-the-art security features such as secure boot, secure data storage, and advanced cryptographic algorithms.

Leveraging the flexibility of Cypress’ programmable-SoC philosophy, the latest PSoC 6 generation also allows designers to take advantage of software-defined peripherals to create custom analogue front-ends (AFEs) or digital interfaces. The new devices also support Cypress’ popular CapSense touch technology, giving the option to provide sleek, smooth user interactions where needed.

The PSoC 6 BLE Pioneer Kit is shipping from RS in the EMEA and Asia Pacific regions.

Further information is available here: https://www.rs-online.com/designspark/psoc-6-new-cypress-microcontroller-purpose-built-for-the-internet-of-things.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Addressing the Challenges of Low-Latency, High-Performance Wi-Fi
In this episode of Chalk Talk, Amelia Dalton, Andrew Hart from Infineon, and Andy Ross from Laird Connectivity examine the benefits of Wi-Fi 6 and 6E, why IIoT designs are perfectly suited for Wi-Fi 6 and 6E, and how Wi-Fi 6 and 6E will bring Wi-Fi connectivity to a broad range of new applications.
Nov 17, 2023
22,280 views